

**2  $\mu$ /2 POLY/2 METAL BiCMOS  
MIXED ANALOG-DIGITAL STANDARD CELLS**

- ADVANCED BiCMOS 2  $\mu$ /2 POLY/ 2 METAL PROCESS
- TWIN TUB PROCESS
- HIGH LATCH-UP IMMUNITY
- POWER SUPPLY :  
MAXIMUM RATING : -0.5V TO 12V  
OPERATING CONDITIONS : 3V TO 10V
- MIXED ANALOG - DIGITAL LIBRARY :  
ANALOG BIPOLAR LIBRARY  
ANALOG CMOS LIBRARY  
ANALOG BiCMOS LIBRARY  
DIGITAL CMOS LIBRARY
- HIGH PROCESS PERFORMANCES:  
TRANSITION FREQUENCY, NPN = 6 GHz  
VERTICAL PNP = 2, 5 GHz  
DIGITAL CMOS OPERATING FREQUENCY :  
UP TO 30 MHz
- CAD SOFTWARE SUPPORT:  
FULLY INTEGRATED A.D.S. (ANALOG DESIGN SYSTEM) WITH ANALOG BLOCK GENERATORS, SWITCHED CAPACITOR FILTER COMPILER; DIGITAL FUNCTIONS GENERATOR, RAM, ROM, PLA GENERATORS
- AVAILABILITY OF EEPROM DEVICES, ZENER DIODE, SCHOTTKY DIODE

- OPERATING TEMPERATURE RANGE:  
COMMERCIAL: 0 TO 70°C  
INDUSTRIAL: -40 TO 85°C  
MILITARY: -55 TO 125°C
- PACKAGE OPTIONS:  
DIL: PLASTIC OR CERAMIC  
SMD: SO, PLCC, QFP  
WAFER OR DIE


**ASIC PRODUCTS DESCRIPTION**

With the STKM2000 series, SGS-THOMSON Microelectronics introduces the "state of the art" product for analog signal processing, chain from sensor to actuator.

The introduction of new concepts (cells library and CAD) opens the design of analog functions and mixed analog and digital circuits with a safe and powerful approach. This new ASIC approach is the combination of innovative :

- BiCMOS process
- Mixed libraries (ANALOG + DIGITAL)
- Generators and compilers
- "User friendly" CAD system
- Customer interface

**Figure 1 : The STKM2000 Series, a complete system solution**



### STKM2000 ARCHITECTURE

#### Technology

The STKM2000 Series developed by SGS-THOMSON Microelectronics uses an advanced BICMOS silicon gate process with dual polysilicon layers and dual metal layers. This process is optimized to achieve high performance in digital CMOS applications. Depending on the operating supply voltage (10V, or 5V), the CMOS process behaves as an N-WELL technology (respectively with 2  $\mu$  gate length or 1.8  $\mu$  gate length) with operating speeds up to 30MHz. Thanks to the two metal layers, the digital part of the circuit can reach high gate density with low parasitic capacitances.

For analog functions, the STKM2000 series takes advantage of the bipolar structure:

- very high speed NPN transistor :  $f_T = 6$  GHz
- very high speed vertical PNP :  $f_T = 2.5$  GHz

This allows high gain - bandwidth operational amplifier (50 MHz), low noise input amplifier, short propagation delay comparator, ...

With the same BICMOS process, the analog CMOS performance come from the high density CMOS structure with a double poly layer for accurate capacitors, low consumption CMOS amplifier (30  $\mu$ A), CMOS switches, high accuracy switched capacitor filters (up to 100 kHz for center frequency).

#### STKM2000 cell concepts

SGS-THOMSON Microelectronics has predesigned and precharacterized cells which are selected, placed and interconnected on the chip to implement digital and analog cells having different height and supply voltages. In addition some macrocells are designed as fixed blocks, so called "hard blocks": filters, A/D and D/A converters; some hard blocks are automatically generated and parametrized from a compiler: S.C. filters, PLA, RAM, ROM...

#### STKM2000 chip topology

The chip is optimized versus the cell complexity, in a row based structure with different heights.

Peripheral cells surround the internal active chip area to interface with its external environment.

Despite the row based architecture, "hard blocks" can be implemented with efficient floor planning organization.

#### STKM2000 Cell libraries

SGS-THOMSON Microelectronics introduces the "programmable" library; instead of working with a finite number of cells of the library, the designer has now access to an infinite number of functions.

Defining only some properties, the designer is able to create himself the cells needed for his application. For example, the following electrical parameters are accessible and adjustable:

- gain-bandwidth product
- phase margins, frequency compensation
- output buffer current
- biasing currents
- resistor, capacitor fields
- current, source or sink
- adjustable Ron switch resistor
- supply voltage assignment

The analog library is operating in a large voltage range: 3V to 10V.


The basic analog library contains:

- 60 analog CMOS functions
- 25 analog BIPOLAR functions

From single transistor to 12 bits A to D converter (with autocalibration), each setup becomes possible.

The digital CMOS library uses the same flexibility with a complete set of basic digital functions (NAND, NOR, Flip-Flop, ...) and some cell generators:

- register, counter, logic comparator, ...
- More than 60 digital cells are available.

**Figure 2:** The STKM2000 Series, a complete system solution

**CAD SUPPORT: A.D.S.** (Analog Design System) SGS-THOMSON Microelectronics has introduced a sophisticated CAD approach to reduce the development leadtime and to increase design flexibility and safety.

Programmable cells in the library are defined as:

- alternative cell or,
- adjustable cell or,
- telescopic cell or,
- parametrisable cell

Some specific parts of the design are automatically handled by an analog design manager, in order to:

- reduce capture errors
- make unexperienced designer's task easier
- improve schematics lisibility
- check electrical design rules (Analog or Digital)

The Analog Design manager takes into account:

- transconductance block generation
- automatic cell biasing
- unconnected pins and power down processing
- multipower supplies processing

A major step has been made with the introduction of function generator and compiler approaches to improve design automation and design efficiency.


## Operational amplifier generator

From a generic symbol and some properties, several parameters of the amplifier will be adjusted:

- Biasing current which controls major parameters of amplifier (gain-bandwidth, slew rate, power consumption).
- Frequency compensation which allows to adjust and optimize the dynamic parameters versus the capacitive and resistive load.
- Power down capabilities.
- Supply voltage of the cell.

A specific software manages all these properties and automatically updates all libraries included in the design flow: macro models and transistor level models, footprint, GDS2 layout, LVS netlist.

**Figure 3:** Analog Design System (A.D.S.) flow



**Filter compiler**

From the template defined at the beginning up to the complete layout, the software handles automatically the filter synthesis and the layout compilation:

- evaluation/mathematical analysis
- switched capacitor synthesis
- simulation
- Monte-Carlo analysis
- layout generation

Any kind of filters is available from 2nd up to 12th order.

**Digital cell generator**

For a set of basic digital cells, the user has access to generators which handle the netlists and interface with the layout tools.

The schematic capture uses a block which is programmable according to the required complexity.

The generator creates a “so-called” soft macrocell taking into account the complete netlist:

- counters
- shift registers
- magnitude comparators, ...

A part from the software automation, the A.D.S. CAD tool works around standard softwares.

The CAD approach is compatible with both approaches:

- VAX<sub>TM</sub>/VMS operating system
- SUN<sub>TM</sub>/UNIX operating system

	VAX <sub>TM</sub>	SUN <sub>TM</sub>
Schematic capture	CASS (SILVAR LISCO <sub>TM</sub> )	EDGE (CADENCE <sub>TM</sub> )
Logic simulation	HILO 3 (GENRAD <sub>TM</sub> )	MOZART (SGS-THOMSON)
Analog simulation	ST-SPICE (SGS-THOMSON)	ST-SPICE (SGS-THOMSON)
Top level simulation	SABER (ANALOGY <sub>TM</sub> )	SABER (ANALOGY <sub>TM</sub> )
Layout	CALMP (SILVAR LISCO <sub>TM</sub> )	EDGE (CADENCE <sub>TM</sub> )
DRC - LVS	DRACULA (CADENCE <sub>TM</sub> )	EDGE (CADENCE <sub>TM</sub> )

Customer design interface

SGS-THOMSON Microelectronics has developed several interfaces for customers giving them easy and flexible design approaches for STKM2000.

Users can access Analog Design System (A.D.S.):

- via SGS-THOMSON design centers
- via SGS-THOMSON associated design centers
- via CAE workstations

CAE workstation capabilities are under development on:

- Dazix System
- Mentor Graphics
- Sun

In that case, direct interfaces will be offered in order to make design implementation with A.D.S. (layout and test generations).

According to these design possibilities, SGS- THOMSON defines 3 main interfaces.

Figure 4 outlines these interfaces. Each interface details the responsibilities of customer and SGS-THOMSON during circuit development flow.

Figure 4: SGS-THOMSON - CUSTOMER interfaces

	Interface 2	Interface 3	Interface 4
Responsibility level	Breadboard schematics	Simulated schematics	Layout tape
Circuit definition	Ctm		
Schematics	ST	Ctm	Ctm
Simulations			
Layout		ST	
Final control	ST + Ctm	ST + Ctm	ST + Ctm
Prototyping phase	ST	ST	ST

**MAXIMUM RATINGS**

Symbol	Parameter	Min	Max	Unit
$V_{DD}$	Supply voltage	- 0.5	12.0	V
$V_I, V_O$	I/O voltage	- 0.5	$V_{DD} + 0.5$	V
$I_I, I_O$	I/O current	- 40	+ 40	nA
$T_{stg}$	storage temp. (ceramic)	- 65	+ 150	°C
	storage temp. (plastic)	- 40	+ 125	°C

**Note 1:** Stresses above those under “maximum ratings” may cause permanent damage to the device. This is a stress rating only and functional operation for the device at these or any other

conditions above indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**RECOMMENDED DC OPERATING CONDITIONS**

Voltage referred to  $V_{SS}$

Symbol	Parameter	Min	Max	Unit
$V_{DD}$	Operating supply voltage	2.7	11	V
$T_{amb}$	Operating ambient temperature			
	Military	- 55	+ 125	°C
	Industrial	- 40	+ 85	°C
	Commercial	0	+ 70	°C

**DIGITAL LIBRARY AC ELECTRICAL CHARACTERISTICS ABSTRACT**

Standard condition = 2 loads + 1 mm of metal interconnect

Cell code	Description	$V_{DD} = 10V \pm 10\%, T = 25^\circ C$			Unit
		TPHL	TPLH	OTHER	
IV1	Standard inverter	2.26	2.01		ns
ND2	2 - input NAND	1.74	2.44		ns
NR2	2 - input NOR	2.55	2.02		ns
FD1	D Flip - Flop From C to QN TSU TH TWH TWL	6.44	8.26	5.00 1.75 8.25 5.00	ns
OB11	CMOS inverting output buffer capacitance load = 100 pF	12.4	12.3		ns

**DC GENERAL ELECTRICAL CHARACTERISTICS**
 $V_{DD} = 5V \pm 10\%$  or  $V_{DD} = 10V \pm 10\%$  (unless otherwise specified)

Symbol	Parameter	Condition	Min	Typ	Max	Unit
$V_{IH}$	High level TTL input voltage	$V_{DD} = 5V \pm 10\%$ $T^{\circ} = 0^{\circ}C / + 70^{\circ}C$ $T^{\circ} = - 40^{\circ}C / + 85^{\circ}C$ $T^{\circ} = - 55^{\circ}C / + 125^{\circ}C$	2.0 2.25 2.25			V V V
$V_{IL}$	Low level TTL input voltage	$V_{DD} = 5V \pm 10\%$ all temp. ranges			0.8	V V
$V_{IH}$	High level CMOS input voltage		70%VDD			V
$V_{IL}$	Low level CMOS input voltage				30%VDD	V
$I_{OZH}$	Tristate output leakage current	$V_O = V_{DD}$ $T^{\circ} = 0^{\circ}C / + 70^{\circ}C$ $T^{\circ} = - 40^{\circ}C / + 85^{\circ}C$ $T^{\circ} = - 55^{\circ}C / + 125^{\circ}C$			2.5 5 10	$\mu A$ $\mu A$ $\mu A$
$I_{OZL}$		$V_O = V_{SS}$ $T^{\circ} = 0^{\circ}C / + 70^{\circ}C$ $T^{\circ} = - 40^{\circ}C / + 85^{\circ}C$ $T^{\circ} = - 55^{\circ}C / + 125^{\circ}C$	- 2.5 - 5.0 - 10.0			$\mu A$ $\mu A$ $\mu A$
$I_{IH}$	High level input leakage current	$V_O = V_{DD}$ $T^{\circ} = 0^{\circ}C / + 70^{\circ}C$ $T^{\circ} = - 40^{\circ}C / + 85^{\circ}C$ $T^{\circ} = - 55^{\circ}C / + 125^{\circ}C$			1.0 3.0 5.0	$\mu A$ $\mu A$ $\mu A$
$I_{IL}$	Low level input leakage current	$V_I = V_{SS}$ $T^{\circ} = 0^{\circ}C / + 70^{\circ}C$ $T^{\circ} = - 40^{\circ}C / + 85^{\circ}C$ $T^{\circ} = - 55^{\circ}C / + 125^{\circ}C$	- 1.0 - 3.0 - 5.0			$\mu A$ $\mu A$ $\mu A$
$I_{CC}$	Max admissible current per pin: - analog - digital				$\pm 20$ $\pm 40$	mA mA

## ANALOG LIBRARY AC ELECTRICAL CHARACTERISTICS ABSTRACT

Cell code	Description	Parameters Test conditions	Min	Typ	Max	Unit
CMP11	Static CMOS comparator	Propagation delay (overdrive = 5 mV)		1	1.4	ms
		Offset		± 3	± 10	mV
CMP31	Static BICMOS comparator	Propagation delay (overdrive = 5 mV)		90	110	ns
		Offset		± 2	± 7	mV
CPX11	Capacitor fields	Unit capacitance	0.1	0.1		pF
		Capacitor value range			50	pF
		Absolute accuracy			± 15	%
		Matching (capacitor ratio)		0.5	1.0	%
CPP11	Monolithic Capacitor	Capacitor range	1		100	pF
		Absolute accuracy			± 15	%
RPM/PPM	Resistor/Potentiometer P-Base	Resistor value range	6.5		3000	KΩ
		Absolute accuracy			± 20	%
		Matching			± 1	%
		Temperature coefficient			0.2	%
		Voltage coefficient			0.05	%
SWI1	Analog switch	Elementary switch RON value	1	5	25	KΩ
		Number of switches in parallel			3	
MN11	Telescopic NMOS transistor	RON value		100		Ω
OPA31	General purpose MOS Operational amplifier	Unity gain bandwidth		3.3	4.6	MHz
		Current consumption		700		μA
		Phase margin (C1 = 100 pF, R2 = 10 kΩ)		60		°
		Offset		± 3	± 10	mV
OPA41	Internal bipolar Operational Amplifier	Unity gain-bandwidth		9	30	MHz
		current consumption		240		μA
		Phase margin (CL = 15 pF, RL = 100kΩ)		62		°
		Offset		± 1	± 5	mV
OPA71	Rail to rail external MOS operational Amplifier	Unity gain bandwidth		2.3		MHz
		current consumption		360		uA
		Phase margin (CL = 100 pF, RL = 100KΩ)		80		°
		Offset		± 3	± 10	mV
OTA11	MOS transconductance amplifier	Unity gain - bandwidth (CL = 2 pF)		24		MHz
POR11	Programmable Power on Reset	Active Level Accuracy			± 5	%
		Hysteresis Accuracy			± 5	%
VRF11	Voltage bandgap reference	Output voltage accuracy			± 2	%
		Temperature coefficient			100	ppm
		Current consumption		15		μA

**ANALOG LIBRARY AC ELECTRICAL CHARACTERISTICS ABSTRACT**

Cell code	Description	Parameters Test conditions	Min	Typ	Max	Unit
OSC11	Programmable crystal oscillator	Frequency	0.1		20	MHz
OSC41P	RC oscillator	Frequency Stability versus temperature Stability versus voltage	1	100 0.01 0.5	800	KHz % / °C % / V
OSC31P	One pad I.C oscillator	Frequency Stability versus temperature Stability versus voltage	2	0.01 0.5	200	KHz % / °C % / V
	Filters	Order Center frequency	2		12 100	 KHz
ADC81	8 bit analog to digital converter	Conversion time Integral non linearity Differential non linearity			5 ± 0.5 ± 0.5	µs LSB LSB
DAC81	8 bit analog to digital converter	Conversion time (CL = 2 pF) Integral non linearity			1  ± 0.5	µs  LSB

Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied.

SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without the express written approval of SGS-THOMSON Microelectronics.

© 1994 SGS-THOMSON Microelectronics - All rights reserved.

Purchase of I<sup>2</sup>C Components by SGS-THOMSON Microelectronics conveys a license under the Philips I<sup>2</sup>C Patent. Rights to use these components in an I<sup>2</sup>C system is granted provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips.

SGS-THOMSON Microelectronics Group of Companies

Australia - Brazil - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands  
Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.