


C-MOS (2 K × 8)-BIT NONVOLATILE SRAM

—TOP VIEW—

**INPUT**

A0 - A10 : ADDRESS
 $\overline{\text{CE}}$: CHIP ENABLE
 $\overline{\text{HSB}}$: HARDWARE STROBE/BUSY
 $\overline{\text{OE}}$: OUTPUT ENABLE
 VCAP : CAPACITOR
 $\overline{\text{WE}}$: WRITE ENABLE

INPUT/OUTPUT

DO0 - DO7 : DATA