



C-MOS 8 K × 8-BIT NONVOLATILE SRAM

—TOP VIEW—



INPUT
A0 - A12 : ADDRESS
 $\overline{CE}$: CHIP ENABLE
 $\overline{NE}$: NONVOLATILE ENABLE
 $\overline{OE}$: OUTPUT ENABLE
 $\overline{WE}$: WRITE ENABLE

INPUT/OUTPUT
D0 - D7 : DATA

