

TTL PARALLEL-LOAD OR SERIAL-IN 8-BIT SHIFT REGISTER
-TOP VIEW-



INPUTS				CONTENTS		OUTPUT	OPERATION
S / L	CK1 + CK2	SI	A H	QA	QB QH	QH	
0	X	X	a h	a	b h	h	PARALLEL LOAD
1	↑	0	X	0	QA0....	QG0	RIGHT SHIFT
1	↑	1	X	1	QA0....	QG0	
1	↓	X	X	QA0	QB0....	QH0	NO COUNT
1	0	X	X	QA0	QB0....	QH0	
1	1	X	X	QA0	QB0....	QH0	

0 ; LOW LEVEL 1 ; HIGH LEVEL X ; DON'T CARE
a – h ; LEVEL OF INPUTS A – H
QA0 – QH0 ; LEVEL OF QA – QH BEFORE THE INDICATED INPUT CONDITIONS
WERE ESTABLISHED

