


SN100KT5573 OCTAL ECL-TO-TTL TRANSLATOR WITH D-TYPE TRANSPARENT LATCHES AND 3-STATE OUTPUTS

SDZS016 – MAY 1990 – REVISED OCTOBER 1990

- 100K Compatible
- ECL and TTL Control Inputs
- Noninverting Outputs
- Flow-Through Architecture Optimizes PCB Layout
- Center-Pin V_{CC} , V_{EE} , and GND Configurations Minimize High-Speed Switching Noise
- Package Options Include “Small Outline” Packages and Standard Plastic 300-mil DIPs

R NT PACKAGE

(TOP VIEW)



description

This octal ECL-to-TTL translator is designed to provide efficient translation between a 100K ECL signal environment and a TTL signal environment. This device is designed specifically to improve the performance and density of ECL-to-TTL CPU/bus-oriented functions such as memory address drivers, clock drivers, and bus oriented receivers and transmitters.

The eight latches of the SN100KT5573 are transparent D-type latches. While latch enable (\overline{LE}) is low, the Q outputs follow the data (D) inputs. When \overline{LE} is high, the Q outputs are latched at the levels that were set up at the D inputs.


A buffered output-enable input (\overline{OE}) can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components. Output-enable \overline{OE} does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are off.

The SN100KT5573 is characterized for operation from 0° to 85° C.

FUNCTION TABLE

OUTPUT ENABLE		DATA INPUT	OUTPUT (TTL)
\overline{OE}	\overline{LE}		
L	L	L	L
L	L	H	H
L	H	X	Q_O
H	X	X	Z

logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SN100KT5573

OCTAL ECL-TO-TTL TRANSLATOR WITH D-TYPE TRANSPARENT LATCHES AND 3-STATE OUTPUTS

SDZS016 – MAY 1990 – REVISED OCTOBER 1990

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V_{CC}	–0.5 V to 7 V
Supply voltage range, V_{EE}	–8 V to 0 V
Input voltage range, TTL (see Note 1)	–1.2 V to 7 V
Input voltage range, ECL	V_{EE} to 0 V
Input current range, TTL	–30 mA to 5 mA
Current into any output in the low state	96 mA
Voltage applied to any output in the disabled or power-off state	–0.5 V to 5.5 V
Voltage applied to any output in the high state	–0.5 V to V_{CC}
Operating free-air temperature range	0°C to 85°C
Storage temperature range	–65°C to 150°C

[†] Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The TTL input voltage ratings may be exceeded provided the input current ratings are observed.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

recommended operating conditions

		MIN	NOM	MAX	UNIT
V _{CC}	TTL supply voltage	4.5	5	5.5	V
V _{EE}	ECL supply voltage	–4.2	–4.5	–4.8	V
V _{IH}	TTL high-level input voltage	2			V
V _{IL}	TTL low-level input voltage			0.8	V
I _{IK}	TTL input clamp current			–18	mA
V _{IH}	ECL high-level input voltage [†]	–1150		–840	V
V _{IL}	ECL low-level input voltage [†]	–1810		–1490	V
I _{OH}	High-level output current			–15	mA
I _{OL}	Low-level output current			48	mA
T _A	Operating temperature	0		85	°C

[†] The algebraic convention, in which the least positive (most negative) value is designated minimum, is used in this data sheet for logic levels only.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS			MIN	TYP [‡]	MAX	UNIT
V _{IK}	OE only	V _{CC} = 4.5 V,	V _{EE} = –4.2 V,	I _I = –18 mA			–1.2	V
I _I	OE only	V _{CC} = 5.5 V,	V _{EE} = –4.8 V,	V _I = 7 V			0.1	mA
I _{IH}	OE only	V _{CC} = 5.5 V,	V _{EE} = –4.8 V,	V _I = 2.7 V			20	μA
I _{IL}	OE only	V _{CC} = 5.5 V,	V _{EE} = –4.8 V,	V _I = 0.5 V			–0.5	mA
I _{IH}	Data inputs and LE	V _{CC} = 5.5 V,	V _{EE} = –4.8 V,	V _{IH} = –840 mV			350	μA
I _{IL}	Data inputs and LE	V _{CC} = 5.5 V,	V _{EE} = –4.8 V,	V _{IL} = –1810 mV	0.50			μA
V _{OH}		V _{CC} = 4.5 V,	V _{EE} = –4.5 V ± 0.3 V,	I _{OH} = –3 mA	2.4	3.3		V
		V _{CC} = 4.5 V,	V _{EE} = –4.5 V ± 0.3 V,	I _{OH} = –15 mA	2	3.1		
V _{OL}		V _{CC} = 4.5 V,	V _{EE} = –4.5 V ± 0.3 V,	I _{OL} = 48 mA		0.38	0.55	V
I _{OZH}		V _{CC} = 5.5 V,	V _{EE} = –4.8 V,	V _O = 2.7 V			50	μA
I _{OZL}		V _{CC} = 5.5 V,	V _{EE} = –4.8 V,	V _O = 0.5 V			–50	μA
I _{OS} [§]		V _{CC} = 5.5 V,	V _{EE} = –4.8 V,	V _O = 0 V	–100		–225	mA
I _{CCH}		V _{CC} = 5.5 V,	V _{EE} = –4.8 V			62	89	mA
I _{CCL}		V _{CC} = 5.5 V,	V _{EE} = –4.8 V			77	111	mA
I _{CCZ}		V _{CC} = 5.5 V,	V _{EE} = –4.8 V			75	108	mA
I _{EE}		V _{CC} = 5.5 V,	V _{EE} = –4.8 V			–34	–48	mA
C _i		V _{CC} = 5 V,	V _{EE} = –4.5 V			5		pF
C _o		V _{CC} = 5 V,	V _{EE} = –4.5 V			7		pF

[‡] All typical values are at V_{CC} = 5 V, V_{EE} = –4.5 V, and T_A = 25°C.

[§] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

SN100KT5573
OCTAL ECL-TO-TTL TRANSLATOR WITH D-TYPE
TRANSPARENT LATCHES AND 3-STATE OUTPUTS

SDZS016 – MAY 1990 – REVISED OCTOBER 1990

timing requirements

		V _{CC} = 4.5 V to 5.5 V, V _{EE} = -4.2 V to -4.8 V, T _A = MIN to MAX†		UNIT
		MIN	MAX	
t _w	Pulse duration, LE high	4		ns
t _{su}	Setup time, data before LE↓	1		ns
t _h	Hold time, data after LE↓	1		ns

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C _L = 50 pF, R1 = 500 Ω, R2 = 500 Ω, T _A = MIN to MAX			UNIT
			MIN	TYP‡	MAX	
t _{PLH}	D	Q	1.9	3.9	6.4	ns
t _{PHL}			2.3	4.2	6.8	
t _{PLH}	$\overline{\text{LE}}$	Q	2.2	4	6.7	ns
t _{PHL}			2.6	4.5	7.2	
t _{PZH}	$\overline{\text{OE}}$	Q	1.1	3.2	5.9	ns
t _{PZL}			2.3	4.6	7.8	
t _{PHZ}	$\overline{\text{OE}}$	Q	1.8	4	5.9	ns
t _{PLZ}			0.6	3.4	6.5	


‡ All typical values are at V_{CC} = 5 V, V_{EE} = -4.5 V, and T_A = 25°C.

PRODUCT PREVIEW



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. C_L includes probe and jig capacitance.
 B. For ECL inputs, input pulses are supplied by generators having the following characteristics: $PRR \leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 0.7 \text{ ns}$, $t_f \leq 0.7 \text{ ns}$.
 C. For TTL inputs, input pulses are supplied by generators having the following characteristics: $PRR \leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 D. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 E. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.