SN10KHT5574 OCTAL ECL-TO-TTL TRANSLATOR WITH D-TYPE EDGE-TRIGGERED FLIP-FLOPS AND 3-STATE OUTPUTS SDZS010 – JANUARY 1990 – REVISED OCTOBER 1990

DW OR NT PACKAGE (TOP VIEW) **10KH Compatible** • ECL Clock and TTL Control Inputs 1Q[24 1 1D • Flow-Through Architecture Optimizes PCB 2Q 🛚 2 23 2D Layout 3Q 🛚 3 22 3D 4Q**[**] 4 21 🛛 4D • Center Pin V_{CC}, V_{EE}, and GND 20 0E(TTL) **Configurations Minimize High-Speed** Vcc[5 GND 6 Switching Noise 19 VEE GND 7 18 GND Package Options Include "Small Outline" • GND 8 17 CLK(ECL) **Packages and Standard Plastic DIPs** 5Q**[**9 16 1 5D 6Q 10 15 🕇 6D description 7Q 14 7D 11 13 🕇 8D 8QT This octal ECL-to-TTL translator is designed to 12

This octal ECL-to-TTL translator is designed to provide efficient translation between a 10KH ECL signal environment and a TTL signal environment.

This device is designed specifically to improve the performance and density of ECL-to-TTL CPU/bus-oriented functions such as memory-address drivers, clock drivers, and bus-oriented receivers and transmitters.

The eight flip-flops of the SN10KHT5574 are edge-triggered D-type flip-flops. On the positive transition of the clock, the Q outputs are set to the logic levels that were set up at the D inputs.

A buffered output-enable input (\overline{OE}) can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance third state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

The output-enable input \overline{OE} does not affect the internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are off.

The SN10KHT5574 is characterized for operation from 0°C to 75°C.

_	FUNCTION TABLE								
	INPUTS			OUTPUT (TTL)					
	OE	CLK	Q						
	L	\uparrow	L	L					
	L	\uparrow	Н	н					
	L	L	Х	Qo					
	н	Х	Х	Z					

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

SN10KHT5574 OCTAL ECL-TO-TTL TRANSLATOR WITH D-TYPE **EDGE-TRIGGERED FLIP-FLOPS AND 3-STATE OUTPUTS**

SDZS010 - JANUARY 1990 - REVISED OCTOBER 1990

logic symbol[†]



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





SN10KHT5574 OCTAL ECL-TO-TTL TRANSLATOR WITH D-TYPE **EDGE-TRIGGERED FLIP-FLOPS AND 3-STATE OUTPUTS**

SDZS010 - JANUARY 1990 - REVISED OCTOBER 1990

absolute maximum ratings over operating temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Supply voltage range, V _{FF}	
Input voltage range: TTL (see Note 1)	$\ldots \ldots -1.2$ V to 7 V
ECL	V _{EE} to 0 V
Voltage applied to any output in the disabled or power-off state	$\dots \dots -0.5$ V to 5.5 V
Voltage applied to any output in the high state	$\dots \dots -0.5$ V to V _{CC}
Input current range, (TTL)	30 mA to 5 mA
Current into any output in the low state	96 mA
Operating free-air temperature range	0°C to 75°C
Storage temperature range	−65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The TTL input voltage ratings may be exceeded provided the input current ratings are observed.

recommended operating conditions

			MIN	NOM	MAX	UNIT
Vcc	TTL supply voltage		4.5	5	5.5	V
VEE	ECL supply voltage		-4.94	-5.2	-5.46	V
VIH	TTL high-level input voltage		2			V
VIL	TTL low-level input voltage				0.8	V
		$T_A = 0^{\circ}C$	-1170		-840	
VIH	ECL high-level input voltage [‡]	T _A = 25°C	-1130		-810	mV
		T _A = 75°C	-1070		-735	
VIL	T _A =		-1950		-1480	
	ECL low-level input voltage [‡]	$T_A = 25^{\circ}C$	-1950		-1480	mV
		T _A = 75°C	-1950		-1450	
lικ	TTL input clamp current				-18	mA
ЮН	High-level output current				-15	mA
IOL	Low-level output current				48	mA
Т _А	Operating free-air temperature range				75	°C

[‡] The algebraic convention, in which the least positive (most negative) value is designated minimum, is used in this data sheet for logic levels only.



SN10KHT5574 OCTAL ECL-TO-TTL TRANSLATOR WITH D-TYPE EDGE-TRIGGERED FLIP-FLOPS AND 3-STATE OUTPUTS SDZS010 – JANUARY 1990 – REVISED OCTOBER 1990

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	6		MIN	TYP†	MAX	UNIT	
٧ıĸ	OE only	V _{CC} = 4.5 V,	V _{EE} = -4.94 V,	l _l = – 18 mA				-1.2	V	
∨он	•	V _{CC} = 4.5 V,	$V_{EE} = -5.2 \text{ V} \pm 5\%$,	$I_{OH} = -3 \text{ mA}$		2.4	3.3		Ň	
VОН		V _{CC} = 4.5 V,	$V_{EE} = -5.2 \text{ V} \pm 5\%$,	I _{OH} = -15 mA		2	3.1		V	
VOL		V _{CC} = 4.5 V,	$V_{EE} = -5.2 \text{ V} \pm 5\%,$	I _{OL} = 48 mA			0.38	0.55	V	
Ι	OE only	V _{CC} = 5.5 V,	$V_{EE} = -5.46 \text{ V},$	V _I = 7 V				0.1	mA	
IН	OE only	V _{CC} = 5.5 V,	V _{EE} = -5.46 V,	VI = 2.7 V				20	μΑ	
١ _{IL}	OE only	V _{CC} = 5.5 V,	V _{EE} = -5.46 V,	VI = 0.5 V				-0.5	mA	
		V _{CC} = 5.5 V,	V _{EE} = -5.46 V,	$V_{I} = -840 \text{ mV}$	$T_A = 0^{\circ}C$			350	μA	
Ιн	Data inputs and CLK	V _{CC} = 5.5 V,	V _{EE} = -5.46 V,	Vj = -810 mV	T _A = 25°C			350		
		V _{CC} = 5.5 V,	V _{EE} = -5.46 V,	Vj = -735 mV	T _A = 75°C			350		
	Data inputs and CLK	V _{CC} = 5.5 V, \	V _{EE} = -5.46 V,		$T_A = 0^{\circ}C$	0.5			μA	
ΙIL				V _I = -1950 mV	T _A = 25°C	0.5				
					T _A = 75°C	0.5				
IOZH	I	V _{CC} = 5.5 V,	V _{EE} = -5.46 V,	V _O = 2.7 V	-			50	μA	
IOZL	_	V _{CC} = 5.5 V,	V _{EE} = -5.46 V,	V _O = 0.5 V				-50	μΑ	
los‡		V _{CC} = 5.5 V,	V _{EE} = -5.46 V,	Λ ^O = 0 Λ		-100		-225	mA	
ICCH	1	V _{CC} = 5.5 V,	V _{EE} = -5.46 V				66	95	mA	
ICCL	_	V _{CC} = 5.5 V,	V _{EE} = -5.46 V				76	110	mA	
ICCZ		V _{CC} = 5.5 V,	V _{EE} = -5.46 V				74	106	mA	
IEE		V _{CC} = 5.5 V,	V _{EE} = -5.46 V				-43	-61	mA	
Ci		V _{CC} = 5.5 V,	V _{EE} = -5.2 V,	f = 10 MHz			5		pF	
Co		V _{CC} = 5.5 V,	V _{EE} = -5.2 V,	f = 10 MHz			7		pF	

[†] All typical values are at V_{CC} = 5 V, V_{EE} = -5.2 V, T_A = 25° C.

[‡] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

timing requirements

			$V_{CC} = 4.5 V \text{ to } 5.5 V,$ $V_{EE} = -4.94 V \text{ to } -5.46 V,$ $T_{A} = \text{MIN to MAX}$	UNIT
			MIN MAX	
t _w	Pulse duration	CLK high	4	
		CLK low	4	ns
t _{SU} Setup time before CLK↑	Data high	1		
	Setup time before CLK	Data low	1	ns
t _h	Hold time after CLK^{\uparrow}	Data high	1	
40		Data low	1	ns

§ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



SN10KHT5574 OCTAL ECL-TO-TTL TRANSLATOR WITH D-TYPE EDGE-TRIGGERED FLIP-FLOPS AND 3-STATE OUTPUTS SDZS010 – JANUARY 1990 – REVISED OCTOBER 1990

switching characteristics over recommended ranges of operating free-air temperature and supply voltage (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C _L = 50 pF, R1 = 500 Ω, R2 = 500 Ω		2,	UNIT
			MIN	TYP†	MAX	
fmax			200	300		MHz
^t PLH	CLK		2.3	4.1	7	
^t PHL		Q	2.9	4.6	7.4	ns
^t PZH	ŌĒ	0	1.9	3.6	6.3	20
^t PZL		Q	2.7	4.8	7.7	ns
^t PHZ	OE	0	2.1	3.9	6.1	
^t PLZ	ŬĔ	Q	0.5	3.4	6.3	ns

[†] All typical values are at V_{CC} = 5 V, V_{EE} = -5.2 V, T_A = 25° C.



SN10KHT5574 OCTAL ECL-TO-TTL TRANSLATOR WITH D-TYPE EDGE-TRIGGERED FLIP-FLOPS AND 3-STATE OUTPUTS

SDZS010 - JANUARY 1990 - REVISED OCTOBER 1990

PARAMETER MEASUREMENT INFORMATION



NOTES: A.CL includes probe and jig capacitance.

- B. For TTL inputs, input pulses are supplied by generators having the following characteristics PRR \leq 10 MHz, Z₀ = 50 Ω , t_f \leq 2.5 ns, $t_f \leq 2.5$ ns.
- C. For ECL inputs, input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z₀ = 50 Ω , t_r \leq 1.5 ns, $t_f \leq 1.5$ ns.
- D. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
- Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. E. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load circuit and voltage waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated