


- 100K Compatible
- Open-Collector Outputs Drive Bus Lines or Buffer Memory Address Registers
- ECL and TTL Output-Enable Inputs
- Flow-Through Architecture Optimizes PCB Layout
- Center-Pin V_{CC} , V_{EE} , and GND Configurations Minimize High-Speed Switching Noise
- Package Options Include “Small Outline” Packages and Standard Plastic 300-mil DIPs

R NT PACKAGE

(TOP VIEW)



description

This octal ECL-to-TTL translator is designed to provide efficient translation between a 100K signal environment and a TTL signal environment. This device is designed specifically to improve the performance and density of ECL-to-TTL CPU/bus-oriented functions such as memory-address drivers, clock drivers, and bus-oriented receivers and transmitters while eliminating the need for three-state overlap protection.

Two pins $\overline{OE1}$ and $\overline{OE2}$ are provided for output-enable control. These control inputs are ANDed together with $\overline{OE1}$ being ECL-compatible and $\overline{OE2}$ being TTL-compatible. This offers the choice of controlling the outputs of the device from either a TTL or ECL signal environment.


The SN100KT5539 is characterized for operation from 0°C to 85°C.

FUNCTION TABLE

OUTPUT ENABLE		DATA INPUT	OUTPUT (TTL)
$\overline{OE1}$	$\overline{OE2}$	A	Y
H	X	X	H
X	H	X	H
L	L	L	L
L	L	H	H

SDZS008 – JANUARY 1990 – REVISED OCTOBER 1990

logic diagram (positive logic)



The diagram illustrates a 24-bit parallel adder using ECL/TTL components. It consists of four 8-bit adders (A1-A4 and A5-A8) and a carry propagation logic block. The carry propagation logic block includes a 2-to-1 multiplexer (MUX) and a 2-to-1 OR gate. The MUX selects between the carry-in (OE1) and the carry-out of the first adder (A1). The OR gate combines the carry-out of the first adder (A1) and the carry-out of the second adder (A2). The final carry-out is Y9.

Supply voltage range, V_{CC}	-0.5 V to 7 V
Supply voltage range, V_{EE}	-8 V to 0 V
Input voltage range: TTL (see Note 1)	-1.2 V to 7 V
ECL	V_{EE} to 0 V
Input current range: TTL	-30 mA to 5 mA
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Current into any output in the low state	96 mA
Operating free-air temperature range	0°C to 85°C
Storage temperature range	-65°C to 150°C

NOTE 1: The TTL input voltage ratings may be exceeded provided the input current ratings are observed.

recommended operating conditions

		MIN	NOM	MAX	UNIT
V_{CC}	TTL supply voltage	4.5	5	5.5	V
V_{EE}	ECL supply voltage	-4.2	-4.5	-4.8	V
V_{IH}	TTL high-level input voltage	2			V
V_{IL}	TTL low-level input voltage			0.8	V
V_{IH}	ECL high-level input voltage†	-1150		-840	mV
V_{IL}	ECL low-level input voltage†	-1810		-1490	mV
V_{OH}	TTL high-level output voltage			5.5	V
I_{OL}	TTL low-level output current			48	mA
I_{IK}	TTL input clamp current			-18	mA
T_A	Operating free-air temperature range	0		85	°C

† The algebraic convention, in which the least positive (most negative) value is designated minimum, is used in this data sheet for logic levels only.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS			MIN	TYP‡	MAX	UNIT
V_{IK}	OE2 only	$V_{CC} = 4.5\text{ V}$,	$V_{EE} = -4.2\text{ V}$,	$I_I = -18\text{ mA}$			-1.2	V
I_{OH}		$V_{CC} = 4.5\text{ V}$,	$V_{EE} = -4.2\text{ V}$,	$V_{OH} = 5.5\text{ V}$			250	μA
V_{OL}		$V_{CC} = 4.5\text{ V}$,	$V_{EE} = -4.5\text{ V} \pm 0.3\text{ V}$,	$I_{OL} = 48\text{ mA}$		0.38	0.55	V
I_I	OE2 only	$V_{CC} = 5.5\text{ V}$,	$V_{EE} = -4.8\text{ V}$,	$V_I = 7\text{ V}$			0.1	mA
I_{IH}	OE2 only	$V_{CC} = 5.5\text{ V}$,	$V_{EE} = -4.8\text{ V}$,	$V_I = 2.7\text{ V}$			20	μA
	A inputs and OE1	$V_{CC} = 5.5\text{ V}$,	$V_{EE} = -4.8\text{ V}$,	$V_I = -840\text{ mV}$			350	μA
	OE2 only	$V_{CC} = 5.5\text{ V}$,	$V_{EE} = -4.8\text{ V}$,	$V_I = 0.5\text{ V}$			-0.5	mA
I_{IL}	A inputs and OE1	$V_{CC} = 5.5\text{ V}$,	$V_{EE} = -4.8\text{ V}$,	$V_I = -1810\text{ mV}$	0.5			μA
I_{CCH}		$V_{CC} = 5.5\text{ V}$,	$V_{EE} = -4.8\text{ V}$			63	91	mA
I_{CCL}		$V_{CC} = 5.5\text{ V}$,	$V_{EE} = -4.8\text{ V}$			79	114	mA
I_{EE}		$V_{CC} = 5.5\text{ V}$,	$V_{EE} = -4.2\text{ V}$			-22	-32	mA
C_i		$V_{CC} = 5\text{ V}$,	$V_{EE} = -4.5\text{ V}$			6		pF
C_o		$V_{CC} = 5\text{ V}$,	$V_{EE} = -4.5\text{ V}$			5		pF

‡ All typical values are at $V_{CC} = 5\text{ V}$, $V_{EE} = -4.5\text{ V}$, $T_A = 25^\circ\text{C}$.

SN100KT5539
OCTAL ECL-TO-TTL TRANSLATOR
WITH OPEN-COLLECTOR OUTPUTS


SDZS008 – JANUARY 1990 – REVISED OCTOBER 1990

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$C_L = 50 \text{ pF}$, $R1 = 500 \Omega$, $R2 = 500 \Omega$			UNIT
			MIN	TYP†	MAX	
t_{PLH}	Any A	Y	6.2	9.3	12.4	ns
t_{PHL}			2.6	4.9	7.3	
t_{PLH}	$\overline{OE}1$ (ECL)	Y	7.1	10.3	13.5	ns
t_{PHL}			3.2	5.8	8.4	
t_{PLH}	$\overline{OE}2$ (TTL)	Y	6.5	9.5	12.4	ns
t_{PHL}			2.7	5.3	8	

All typical values are at $V_{CC} = 5 \text{ V}$, $V_{EE} = -4.5 \text{ V}$, $T_A = 25^\circ\text{C}$.

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. C_L includes probe and jig capacitance.
B. For TTL inputs, input pulses are supplied by generators having the following characteristics: $PRR \leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
C. For ECL inputs, input pulses are supplied by generators having the following characteristics: $PRR \leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 0.7 \text{ ns}$, $t_f \leq 0.7 \text{ ns}$.
D. The outputs are measured one at a time with one transition per measurement.

FIGURE 1. LOAD CIRCUIT AND VOLTAGE WAVEFORMS

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.