SDLS213 - DECEMBER 1983 - REVISED MAY 1994

- Dual Versions of Highly Stable SN54121 and SN74121 One Shots on a Monolithic Chip
- SN54221 and SN74221 Demonstrate Electrical and Switching Characteristics That Are Virtually Identical to the SN54121 and SN74121 One Shots
- Pinout Is Identical to the SN54123, SN74123, SN54LS123, SN74LS123
- Overriding Clear Terminates Output Pulse
- Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK) and Flat Packs (W), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

TYPE	TYPICAL POWER DISSIPATION (mW)	MAXIMUM OUTPUT PULSE LENGTH (s)
SN54221	130	21
SN74221	130	28
SN54LS221	23	49
SN74LS221	23	70



description

The '221 and 'LS221 are monolithic dual multivibrators with performance characteristics virtually identical to those of the '121. Each multivibrator features a negative-transition-triggered input and a positive-transition-triggered input either of which can be used as an inhibit input.

NC - No internal connection

Pulse triggering occurs at a particular voltage level and is not directly related to the transition time of the input pulse. Schmitt-trigger input circuitry (TTL hysteresis) for B input allows jitter-free triggering from inputs with transition rates as slow as 1 V/s, providing the circuit with excellent noise immunity of typically 1.2 V. A high immunity to V_{CC} noise of typically 1.5 V is also provided by internal latching circuitry.

Once fired, the outputs are independent of further transitions of the A and B inputs and are a function of the timing components, or the output pulses can be terminated by the overriding clear. Input pulses can be of any duration relative to the output pulse. Output pulse length can be varied from 35 ns to the maximums shown in the above table by choosing appropriate timing components. With $R_{ext} = 2 k\Omega$ and $C_{ext} = 0$, an output pulse of typically 30 ns is achieved which can be used as a dc-triggered reset signal. Output rise and fall times are TTL compatible and independent of pulse length. Typical triggering and clearing sequences are illustrated as a part of the switching characteristics waveforms.

Pulse-width stability is achieved through internal compensation and is virtually independent of V_{CC} and temperature. In most applications, pulse stability is only limited by the accuracy of external timing components.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

SDLS213 - DECEMBER 1983 - REVISED MAY 1994

description (continued)

Jitter-free operation is maintained over the full temperature and V $_{
m CC}$ ranges for more than six decades of timing capacitance (10 pF to 10 μ F) and more than one decade of timing resistance (2 k Ω to 30 k Ω for the SN54221, 2 k Ω to 40 k Ω for the SN74221, 2 k Ω to 70 k Ω for the SN54LS221, and 2 k Ω to 100 k Ω for the SN74LS221). Throughout these ranges, pulse width is defined by the relationship: $t_w(out) = C_{ext}R_{ext} In2 \approx 0.7 C_{ext}R_{ext}$. In circuits where pulse cutoff is not critical, timing capacitance up to 1000 μ F and timing resistance as low as 1.4 k Ω can be used. Also, the range of jitter-free output pulse widths is extended if V_{CC} is held to 5 V and free-air temperature is 25°C. Duty cycles as high as 90% are achieved when using maximum recommended R_T. Higher duty cycles are available if a certain amount of pulse-width jitter is allowed.

The variance in output pulse width from device to device is typically less than $\pm 0.5\%$ for given external timing components. An example of this distribution for the '221 is shown in Figure 2. Variations in output pulse width versus supply voltage and temperature for the '221 are shown in Figures 3 and 4, respectively.

Pin assignments for these devices are identical to those of the SN54123/SN74123 or SN54LS123/SN74LS123 so that the '221 or 'LS221 can be substituted for those products in systems not using the retrigger by merely changing the value of Rext and/or Cext; however, the polarity of the capacitor will have to be changed.

The SN54221 and SN54LS221 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74221 and SN74LS221 are characterized for operation from 0°C to 70°C.

	INPUTS		OUTPUTS							
CLR	Α	В	Q	Q						
L	Х	Х	L	Н						
х	Н	Х	L	Н						
х	Х	L	L	Н						
н	L	\uparrow	ூ ‡	ப‡						
н	\downarrow	н	ூ ‡	ப‡						
^†	L	Н	ூ ‡	ப‡						

FUNCTION TABLE (each monostable multivibrator)

[†]This condition is true only if the output of the latch formed by the two NAND gates has been conditioned to the logic 1 state prior to CLR going high. This latch is conditioned by taking either A high or B low while CLR is inactive (high).

[‡] Pulsed-output patterns are tested during AC switching at 25°C with $R_{ext} = 2 k\Omega$, and $C_{ext} = 80 \text{ pF.}$



SDLS213 - DECEMBER 1983 - REVISED MAY 1994



timing component connections



NOTE: Due to the internal circuit, the R_{ext}/C_{ext} terminal will never be more positive than the C_{ext} terminal.

[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for the D, J, N, and W packages.



SDLS213 – DECEMBER 1983 – REVISED MAY 1994

schematics of inputs and outputs



SN54/74LS221





SDLS213 - DECEMBER 1983 - REVISED MAY 1994

recommended operating conditions

				SN54221		SN74221		UNIT	
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage at A		2			2			V
VIL	Low-level input voltage at A				0.8			0.8	V
ЮН	High-level output current				- 800			- 800	μA
IOL	Low-level output current				16			16	mA
Δv/Δt		Schmitt-input B	1			1			V/s
$\Delta V / \Delta t$	Rise or fall of input pulse rate	Logic-input A	1			1			V/µs
TA	Operating free-air temperature		-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

				;	SN54221		ę	SN74221		UNIT
	PARAMETER	TEST	CONDITIONS	MIN	typ‡	MAX	MIN	TYP‡	MAX	UNIT
V _{T+}	Positive going threshold voltage at B	V _{CC} = MIN			1.55	2		1.55	2	V
V _T -	Negative going threshold voltage at B	V _{CC} = MIN		0.8	1.35		0.8	1.35		V
VIK		$V_{CC} = MIN,$	l _l = –12 mA			-1.5			-1.5	V
VOH		$V_{CC} = MIN,$	I _{OH} = - 800 μA	2.4	3.4		2.4	3.4		V
VOL		V _{CC} = MIN,	I _{OL} = 16 mA		0.2	0.4		0.2	0.4	V
Ιį		V _{CC} = MAX,	Vj = 5.5 V			1			1	mA
	Input A					40			40	
ЧΗ	Input B, CLR	V _{CC} = MAX,	V ₁ = 2.4 V			80			80	μA
	Input A					-1.6			-1.6	~ ^
۱L	Input B, CLR	V _{CC} = MAX,	V _I = 0.4 V			-3.2			-3.2	mA
los§		V _{CC} = MAX		-20		-55	-18		-55	mA
	Quiescent				26	50		26	50	A
lcc	Triggered	VCC = MAX			46	80		46	80	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡]All typical values are at V_{CC} = 5 V, T_A = 25° C.

§ Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.



SDLS213 - DECEMBER 1983 - REVISED MAY 1994

timing requirements over recommended ranges of supply voltage and operating free-air temperature

			SN54	1221	SN74	221	UNIT
			MIN	MAX	MIN	4221 MAX 40 1000 67%	UNIT
÷	Pulse duration	A or B, t _{w(in)}	50		50		20
tw		CLR, t _{w(clear)}	20		20		ns
t _{su}	Inactive-state setup time [†]	CLR	15		15		ns
R _{ext}	External timing resistance		1.4	30	1.4	40	kΩ
C _{ext}	External timing capacitance		0	1000	0	1000	μF
	Output duty cycle	$R_{ext} = 2 k\Omega$		67%		67%	
		R _{ext} = MAX R _{ext}		90%		90%	

[†] Inactive-state setup time is also referred to as recovery time.

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	I I I I I I I I I I I I I I I I I I I		TEST CONDITIONS		;C = 5 V _ = 15 pl _ = 400 Ω _ = 25°C N54221, N74221	F, .2,	UNIT
					MIN	TYP	MAX	
t=	A	Q	C _{ext} = 80 pF, R _{ext}			45	70	ns
^t PLH	В	Q	$C_{ext} = 80 \text{ pr},$	$R_{ext} = 2 K\Omega_2$		35	55	115
	A	Q	0 00 - 5			50	80	
^t PHL	В	Q	$C_{ext} = 80 \text{ pF},$	$R_{ext} = 2 K\Omega$		40	65	ns
^t PHL	CLR	Q	C _{ext} = 80 pF,	$R_{ext} = 2 k\Omega$			27	ns
^t PLH	CLR	Q	C _{ext} = 80 pF,	$R_{ext} = 2 k\Omega$			40	ns
			C _{ext} = 80 pF,	$R_{ext} = 2 k\Omega$	70	110	150	
	A or B	Q or \overline{Q}	$C_{ext} = 0,$	$R_{ext} = 2 k\Omega$	17	30	50	ns
t _w			C _{ext} = 100 pF,	$R_{ext} = 10 \ k\Omega$	650	700	750	
			$C_{ext} = 1 \ \mu F$,	$R_{ext} = 10 \ k\Omega$	6.5	7	7.5	ms



SDLS213 - DECEMBER 1983 - REVISED MAY 1994

recommended operating conditions

			SI	N54LS22	21	SN74LS221		UNIT	
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage at A		2			2			V
VIL	Low-level input voltage at A				0.7			0.8	V
ЮН	High-level output current				- 400			- 400	μA
IOL	Low-level output current				4			8	mA
Δv/Δt		Schmitt-input B	1			1			V/s
Δν/Δι	Rise or fall of input pulse rate	Logic-input A	1			1			V/µs
TA	Operating free-air temperature		-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	DADAMETED	TEOT		S	N54LS22	1	SI	N74LS22	:1	
	PARAMETER	TEST	CONDITIONS	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
V _{T+}	Positive going threshold voltage at B	V _{CC} = MIN			1	2		1	2	V
V _{T-}	Negative going threshold voltage at B	V _{CC} = MIN		0.7	0.9		0.8	0.9		V
VIK		V _{CC} = MIN,	I _I = –18 mA			-1.5			-1.5	V
VOH		V _{CC} = MIN,	I _{OH} = - 400 μA	2.5	3.4		2.7	3.4		V
Max			I _{OL} = 4 mA		0.25	0.4		0.25	0.4	v
VOL		VCC = MIN	I _{OL} = 8 mA					0.35	0.5	V
Ц		V _{CC} = MAX,	V _I = 7 V			0.1			0.1	mA
Iн		V _{CC} = MAX,	V _I = 2.7 V			20			20	μΑ
	Input A		N 0.4 M			-0.4			-0.4	Α.
ΊL	Input B, CLR	V _{CC} = MAX,	V ₁ = 0.4 V			-0.8			-0.8	mA
los§	-	V _{CC} = MAX		-20		-100	-20		-100	mA
	Quiescent				4.7	11		4.7	11	
lcc	Triggered	V _{CC} = MAX			19	27		19	27	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. [‡] All typical values are at V_{CC} = 5 V, T_A = 25°C. § Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.



SDLS213 - DECEMBER 1983 - REVISED MAY 1994

timing requirements over recommended ranges of supply voltage and operating free-air temperature

			SN54L	.S221	SN74L	S221	UNIT
			MIN	MAX	MIN	MAX 100 1000	UNIT
÷	Pulse duration	A or B, t _{w(in)}	50		50		200
t _w		CLR, tw(clear)	40		40		ns
t _{su}	Inactive-state setup time [†]	CLR	15		15		ns
R _{ext}	External timing resistance		1.4	70	1.4	100	kΩ
C _{ext}	External timing capacitance		0	1000	0	1000	μF
	Output duty cycle	$R_T = 2 k\Omega$		50%		50%	
		$R_T = MAX R_{ext}$		90%		90%	

[†] Inactive-state setup time is also referred to as recovery time.

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS		$V_{CC} = 5 V,$ C _L = 15 pF, R _L = 2 kΩ, T _A = 25°C SN54LS221 SN74LS221			UNIT	
					MIN	TYP	MAX		
touu	А	Q	C _{ext} = 80 pF, R _{ext} =	0 00 - F D			45	70	ns
^t PLH	В	Q	$C_{ext} = 80 \text{ pr},$	$R_{ext} = 2 R_{22}$		35	55	115	
	A	IQ				50	80		
^t PHL	В	Q	C _{ext} = 80 pF,	$R_{ext} = 2 K\Omega$		40	65	ns	
^t PHL	CLR	Q	C _{ext} = 80 pF,	$R_{ext} = 2 k\Omega$		35	55	ns	
^t PLH	CLR	Q	C _{ext} = 80 pF,	$R_{ext} = 2 k\Omega$		44	65	ns	
			C _{ext} = 80 pF,	$R_{ext} = 2 k\Omega$	70	120	150		
	A or B	Q or \overline{Q}	$C_{ext} = 0,$	$R_{ext} = 2 k\Omega$	20	47	70	ns	
t _w	AUID		C _{ext} = 100 pF,	$R_{ext} = 10 k\Omega$	670	740	810		
			$C_{ext} = 1 \ \mu F$,	R _{ext} = 10 kΩ	6	6.9	7.5	ms	



SDLS213 - DECEMBER 1983 - REVISED MAY 1994



PARAMETER MEASUREMENT INFORMATION

[†] A is low.





SDLS213 - DECEMBER 1983 - REVISED MAY 1994

PARAMETER MEASUREMENT INFORMATION



CONDITION 4: TRIGGERING FROM POSITIVE TRANSITION OF CLR





CONDITION 6: TRIGGER FROM A

† A is low.

 \ddagger B and $\overline{\text{CLR}}$ are high.

- NOTES: A. Input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O \approx 50 Ω ; for SN54/74221, t_r \leq 7 ns, t_f \leq 7 ns, for SN54/74LS221, t_r \leq 15 ns, t_f \leq 6 ns.
 - B. All measurements are made between the 1.5-V points of the indicated transitions for the SN54/74221 or between the 1.3-V points for the SN54/74LS221.





SDLS213 - DECEMBER 1983 - REVISED MAY 1994



[†] Data for temperatures below 0°C and above 70°C, and for supply voltages below 4.75 V and above 5.25 V are applicable for the SN54221 only. NOTE A: These values of resistance exceed the maximum recommended for use over the full temperature range of the SN54221.



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated