SDLS207 – SEPTEMBER 1976 – REVISED SEPTEMBER 1993

- Independent Asychronous Inputs and Outputs
- 16 Words by 5 Bits
- DC to 10-MHz Data Rate
- 3-State Outputs
- Packaged in Standard Plastic 300-mil DIPs

#### description

This 80-bit active-element memory is a monolithic Schottky-clamped transistor-transistor logic (STTL) array organized as 16 words by 5 bits. A memory system using the SN74S225 can easily be expanded in multiples of 16 words or of 5 bits as shown in Figure 2. The 3-state outputs controlled by a single output-enable ( $\overline{OE}$ ) input make bus connection and multiplexing easy.

		ACKAGE P VIEW)	_
CLKA	1	U 20	V <sub>CC</sub>
IR	2	19	CLKB
UNCK OUT	3	18	CLR
D0	4	17	OR
D1	5	16	UNCK IN
D2	6	15	Q0
D3	7	14	Q1
D4	8	13	Q2
OE	9	12	Q3
GND	10	11	Q4

A first-in, first-out (FIFO) memory is a storage device that allows data to be written into and read from its array at independent data rates. This FIFO is designed to process data at rates from dc to 10 MHz in a bit-parallel format, word by word.

Reading or writing is done independently utilizing separate asynchronous data clocks. Data can be written into the array on the low-to-high transition of either load-clock (CLKA, CLKB) input. Data can be read out of the array on the low-to-high transition of the unload-clock (UNCK IN) input (normally high). Writing data into the FIFO can be accomplished in one of two manners:

- 1. In applications not requiring a gated clock control, best results will be achieved by applying the clock input to one of the clocks while tying the other clock input high.
- 2. In applications needing a gated clock, the load clock (gate control) must be high in order for the FIFO to load on the next clock pulse.

CLKA and CLKB can be used interchangeably for either clock gate control or clock input.

Status of the SN74S225 is provided by three outputs. The input-ready (IR) output monitors the status of the last word location and signifies when the memory is full. This output is high whenever the memory is available to accept any data. The unload-clock (UNCK OUT) output also monitors the last word location. This output generates a low-logic-level pulse (synchronized to the internal clock pulse) when the location is vacant. The third status output, output ready (OR), is high when the first word location contains valid data and UNCK IN is high. When UNCK IN goes low, OR will go low and stay low until new valid data is in the first word position. The first word location is defined as the location from which data is provided to the outputs.

The data outputs are noninverted with respect to the data inputs and are 3-state with a common control input  $(\overline{OE})$ . When  $\overline{OE}$  is low, the data outputs are enabled to function as totem-pole outputs. A high logic level forces each data output to a high-impedance state while all other inputs and outputs remain active. The clear ( $\overline{CLR}$ ) input invalidates all data stored in the memory array by clearing the control logic and setting OR to a low logic level on the high-to-low transition of a low-active pulse.

The SN74S225 is characterized for operation from 0°C to 70°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1993, Texas Instruments Incorporated

### $\begin{array}{l} \text{SN74S225} \\ \text{16} \times \text{5} \text{ ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY} \end{array}$

SDLS207 - SEPTEMBER 1976 - REVISED SEPTEMBER 1993

#### logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Standard 91-1984 and IEC Publication 617-12.







SDLS207 - SEPTEMBER 1976 - REVISED SEPTEMBER 1993

#### schematics of inputs and outputs



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage, V <sub>CC</sub> (see Note 1)	
Input voltage, V <sub>I</sub>	5.5 V
Off-state output voltage	5.5 V
Operating free-air temperature range, T <sub>A</sub>	$\dots 0^{\circ}$ C to 70°
Storage temperature range	. −65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to GND.



SDLS207 - SEPTEMBER 1976 - REVISED SEPTEMBER 1993

#### recommended operating conditions

			MIN	NOM	MAX	UNIT	
VCC	Supply voltage			5	5.25	V	
VIH	High-level input voltage		2			V	
VIL	Low-level input voltage				0.8	V	
IOH High-level output current	Lich lovel output output	Q outputs			-6.5	mA	
	nign-ievel output current	All other outputs			-3.2		
	Low-level output current	Q outputs			16	mA	
10L		All other outputs			8		
		CLKA or CLKB high	25				
tw	Pulse duration	UNCK IN low				ns	
		CLR low	40				
t <sub>su</sub> Set u		Data (see Note 2)	-20			ns	
	Set up time before CLKA↑ or CLKB↑	CLR inactive	25				
t <sub>h</sub>	Hold time after CLKA <sup>↑</sup> or CLKB <sup>↑</sup>		70			ns	
Тд	Operating free-air temperature				70	°C	

NOTE 2: Data must be set up within 20 ns after the load clock positive transition.

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

P/	ARAMETER		TEST CONDITIONS	MIN	түр†	MAX	UNIT
VIK		V <sub>CC</sub> = 4.75 V,	$I_{I} = -18 \text{ mA}$			-1.2	V
Vон	Q outputs	V <sub>CC</sub> = 4.75 V,	I <sub>OL</sub> = – 6.5 mA	2.4	2.9		V
	All others	V <sub>CC</sub> = 4.75 V,	$I_{OL} = -3.2 \text{ mA}$	2.4	2.9		v
Vai	Q outputs	V <sub>CC</sub> = 4.75 V,	I <sub>OL</sub> = 16 mA		0.35 0.5	V	
VOL	All others	V <sub>CC</sub> = 4.75 V,	I <sub>OL</sub> = 8 mA		0.35	0.5	v
IOZH		V <sub>CC</sub> = 5.25 V,	V <sub>O</sub> = 2.4 V			50	μA
IOZL		V <sub>CC</sub> = 5.25 V,	V <sub>O</sub> = 0.5 V			-50	μA
lj		V <sub>CC</sub> = 5.25 V,	V <sub>I</sub> = 5.5 V			1	mA
Data					40	40	
lΗ	All others	$V_{CC} = 5.25 V,$	V <sub>I</sub> = 2.7 V			25	μA
	Data		N 05.V			-1	
ΙL	All others	$V_{CC} = 5.25 V,$	V <sub>I</sub> = 0.5 V			-0.25	mA
los‡		V <sub>CC</sub> = 5.25 V,	$V_{O} = 0$	-30		-100	mA
ICC§		V <sub>CC</sub> = 5.25 V			80	120	mA

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C. <sup>‡</sup> Duration of the short circuit should not exceed one second. § I<sub>CC</sub> is measured with all inputs grounded and the output open.



SDLS207 – SEPTEMBER 1976 – REVISED SEPTEMBER 1993

### switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	түр†	МАХ	UNIT
	CLKA		0. 20 - 5	10 :	20		MHz
fmax	CLKB			10	20		
	UNCK IN		C <sub>L</sub> = 30 pF	10	20		
tw	UNCK OUT			7	14		ns
<sup>t</sup> dis	OE	Any Q	C <sub>L</sub> = 5 pF		10	25	ns
t <sub>en</sub>	OE	Any Q			25	40	ns
<sup>t</sup> PLH		Any Q			50	75	
<sup>t</sup> PHL	UNCK IN				50	75	ns
<sup>t</sup> PLH	CLKA or CLKB	OR			190	300	ns
<sup>t</sup> PLH	UNCK IN	UNCK IN OR			40	60	ns
<sup>t</sup> PHL		UK			30	45	115
<sup>t</sup> PHL	CLR	OR	C <sub>L</sub> = 30 pF		35	60	
	CLKA or CLKB	UNCK OUT			25	45	-
	UNCK IN				270	400	-
	CLKA or CLKB	IR			55	75	
<sup>t</sup> PLH	UNCK IN	IR	]		255	400	
	CLR				16	35	ns
	OR↑	Any Q			10	20	

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .



SDLS207 - SEPTEMBER 1976 - REVISED SEPTEMBER 1993



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CI includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics:  $PRR \le 1$  MHz,  $Z_0 = 50 \Omega$ ,  $t_f \le 2$  ns,  $t_f \le 2$  ns. C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



SDLS207 - SEPTEMBER 1976 - REVISED SEPTEMBER 1993



Figure 2. Typical Waveforms for a 16-Word FIFO



SDLS207 - SEPTEMBER 1976 - REVISED SEPTEMBER 1993



**APPLICATION INFORMATION** 

Figure 3. Expanding the SN74S225 FIFO (48 words of 10 bits shown)



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated