

SN54LS690, SN54LS691, SN54LS693, SN74LS690, SN74LS691, SN74LS693
SYNCHRONOUS COUNTERS WITH OUTPUT REGISTERS
AND MULTIPLEXED 3-STATE OUTPUTS

SDLS198

02423, JANUARY 1981—REVISED MARCH 1988

- 4-Bit Counters/Registers
- Multiplexed Outputs for Counter or Latched Data
- 3-State Outputs Drive Bus Lines Directly
- 'LS690 . . . Decade Counter, Direct Clear
 'LS691 . . . Binary Counter, Direct Clear
 'LS693 . . . Binary Counter, Synchronous Clear


description

These low-power Schottky LSI devices incorporate synchronous counters, four-bit D-type registers, and quadruple two-line to one-line multiplexers with three-state outputs in a single 20-pin package. The counters can be programmed from the data inputs and have enable P inputs and enable T inputs and a ripple-carry output for easy expansion. The register/counter select input, R/C, selects the counter when low or the register when high for the three-state outputs, Q_A, Q_B, Q_C, and Q_D. These outputs are rated at 12 and 24 milliamperes (54LS/74LS) for good bus-driving performance.


Individual clock and clear inputs are provided for both the counter and the register. Both clock inputs are positive-edge triggered: The clear line is active low and is asynchronous on the 'LS690 and 'LS691, synchronous on the 'LS693. Loading of the counter is accomplished when LOAD is taken low and a positive-transition occurs on the counter clock CCK.

Expansion is easily accomplished by connecting RCO of the first stage to ENT of the second state, etc. All ENP inputs can be tied common and used as master enable or disable control.


SN54LS690, SN54LS691, SN54LS693 . . . J PACKAGE
 SN74LS690, SN74LS691, SN74LS693 . . . DW OR N PACKAGE
 (TOP VIEW)



SN54LS690, SN54LS691, SN54LS693 . . . FK PACKAGE
 (TOP VIEW)



schematics of inputs and outputs




PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

TEXAS
INSTRUMENTS

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

**SN54LS690, SN74LS690
SYNCHRONOUS COUNTERS WITH OUTPUT REGISTERS
AND MULTIPLEXED 3-STATE OUTPUTS**

logic diagrams (positive logic)




TEXAS INSTRUMENTS

POST OFFICE BOX 555012 • DALLAS, TEXAS 75255

logic diagrams (positive logic) (continued)


**SYNCHRONOUS COUNTERS WITH OUTPUT REGISTERS
AND MULTIPLEXED 3-STATE OUTPUTS**



TEXAS INSTRUMENTS
POST OFFICE BOX 655012 • DALLAS, TEXAS 75266


**SN54LS693, SN74LS693
SYNCHRONOUS COUNTERS WITH OUTPUT REGISTERS
AND MULTIPLEXED 3-STATE OUTPUTS**

logic diagrams (positive logic) (continued)



**SN54LS690, SN54LS691, SN54LS693, SN74LS690, SN74LS691, SN74LS693
SYNCHRONOUS COUNTERS WITH OUTPUT REGISTERS
AND MULTIPLEXED 3-STATE OUTPUTS**

logic symbols†



†These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

**SN54LS690, SN54LS691, SN54LS693, SN74LS690, SN74LS691, SN74LS693
SYNCHRONOUS COUNTERS WITH OUTPUT REGISTERS
AND MULTIPLEXED 3-STATE OUTPUTS**

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

		SN54LS*			SN74LS*			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC}	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High-level input voltage		2		2			V
V _{IL}	Low-level input voltage			0.7			0.8	V
I _{OH}	High-level output current	Q		-1			-2.6	mA
		RCO		-0.4			-0.4	mA
I _{OL}	Low-level output current	Q		12			24	mA
		RCO		4			8	mA
f _{clock}	Clock frequency	CCK		0	20	0	20	MHz
		RCK		0	20	0	20	MHz
t _w	Pulse duration	CCK high or low		25		25		ns
		RCK high or low		25		25		
		RCLR low		20		20		
		CCLR low		20		20		
t _{su}	Setup time before CCK ↑	A thru D		30		30		ns
		ENP or ENT		30		30		
		LOAD ↓		30		30		
		CCLR ↓		40		40		
t _{su}	Setup time before RCK ↑	'LS693	CCLR ↑ inactive	25		25		ns
		'LS690, 'LS691	CCK ↑ (see Note 2)	30		30		
		'LS690, 'LS691	RCLR ↑ inactive	25		25		
t _h	Hold time	Any input from CCK ↑ or RCK ↑		0		0		ns
	TA	Operating free-air temperature		-55	125	0	70	°C

NOTE 2: This set up time ensures the register will see stable data from the counter outputs. The clocks may be tied together in which case the register state will be one clock pulse behind the counter.

SN54LS690, SN54LS691, SN54LS693, SN74LS690, SN74LS691, SN74LS693
SYNCHRONOUS COUNTERS WITH OUTPUT REGISTERS
AND MULTIPLEXED 3-STATE OUTPUTS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS [†]	SN54LS'			SN74LS'			UNIT
		MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	
V _{IK}	V _{CC} = MIN, I _I = -18 mA			-1.5			-1.5	V
V _{OH}	Any Q	I _{OH} = -1 mA	2.4	3.1				V
	Any Q	I _{OH} = -2.6 mA			2.4	3.1		
	RCO	I _{OH} = -0.4 mA	2.5	3.2	2.7	3.2		
V _{OL}	Any Q	I _{OL} = 12 mA	0.25	0.4	0.25	0.4		V
	Any Q	I _{OL} = 24 mA			0.35	0.5		
	RCO	I _{OL} = 4 mA	0.25	0.4	0.25	0.4		
	RCO	I _{OL} = 8 mA			0.35	0.5		
I _{OZH}	Any Q	V _{CC} = MAX, V _{IH} = 2 V, V _{IL} = MAX, V _O = 2.7 V		20		20		μA
I _{OZL}	Any Q	V _{CC} = MAX, V _{IH} = 2 V, V _{IL} = MAX, V _O = 0.4 V		-20		-20		μA
I _I		V _{CC} = MAX, V _I = 7 V		0.1		0.1		mA
I _{IIH}		V _{CC} = MAX, V _I = 2.7 V		20		20		μA
I _{IIL}	A thru D	V _{CC} = MAX, V _I = 0.4 V		-0.4		-0.4		mA
	All others			-0.2		-0.2		mA
I _{OS} [§]	Any Q	V _{CC} = MAX, V _O = 0 V	-30	-130	-30	-130		mA
	RCO		-20	-100	-20	-100		
ICCH		V _{CC} = MAX,	See Note 3	46	65	46	65	mA
ICCL		All outputs open	See Note 4	48	70	48	70	
ICCZ			See Note 5	48	70	48	70	

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡] All typical values are at V_{CC} = 5 V, T_A = 25°C.

[§] Not more than one output should be shorted at a time and duration of short-circuit should not exceed one second.

NOTES: 3. I_{CH} is measured after two 4.5 V to 0-V to 4.5-V pulses have been applied to CCK and RCK while G is grounded and all other inputs are at 4.5 V.

4. I_{CL} is measured after two 0-V to 4.5-V to 0-V pulses have been applied to CCK and RCK while all other inputs are grounded.

5. I_{CZ} is measured after two 0-V to 4.5-V to 0-V pulses have been applied to CCK and RCK while G is at 4.5 V and all other inputs are grounded.



POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

SN54LS690, SN54LS691, SN54LS693, SN74LS690, SN74LS691, SN74LS693
SYNCHRONOUS COUNTERS WITH OUTPUT REGISTERS
AND MULTIPLEXED 3-STATE OUTPUTS

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$ (see note 6)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	'LS690, 'LS691			'LS693			UNIT	
				MIN	TYP	MAX	MIN	TYP	MAX		
t_{PLH}	CCK↑	RCO	$R_L = 2 \text{ k}\Omega, C_L = 15 \text{ pF}$	23	40		23	40		ns	
t_{PHL}				23	40		23	40			
t_{PLH}				13	20		13	20		ns	
t_{PHL}				13	20		13	20			
t_{PLH}	CCK↑	Q	$R_L = 667 \Omega, C_L = 45 \text{ pF}$	12	20		12	20		ns	
t_{PHL}				17	25		17	25			
t_{PLH}				12	20		12	20		ns	
t_{PHL}				17	25		17	25			
t_{PHL}	$\overline{\text{CCLR}}\downarrow$	Q		23	40					ns	
t_{PHL}				20	30						
t_{PLH}				16	25		16	25		ns	
t_{PHL}				16	25		16	25			
t_{PZH}	$\overline{G}\downarrow$	Q	$R_L = 667 \Omega, C_L = 5 \text{ pF}$	19	30		19	30		ns	
t_{PZL}				19	30		19	30			
t_{PHZ}	$\overline{G}\uparrow$	Q		17	30		17	30		ns	
t_{PLZ}				17	30		17	30			

NOTE 6: Load circuits and voltage waveforms are shown in Section 1.


TEXAS
INSTRUMENTS

POST OFFICE BOX 550122 • DALLAS, TEXAS 75255

**SN54LS690, SN74LS690
SYNCHRONOUS COUNTERS WITH OUTPUT REGISTERS
AND MULTIPLEXED 3-STATE OUTPUTS**


typical operating sequences

'LS690 DECADE COUNTER, Asynchronous Clear



**SN54LS691, SN54LS693, SN74LS691, SN74LS693
SYNCHRONOUS COUNTERS WITH OUTPUT REGISTERS
AND MULTIPLEXED 3-STATE OUTPUTS**

typical operating sequences (continued)



TEXAS INSTRUMENTS

POST OFFICE BOX 658012 • DALLAS, TEXAS 75265

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.