**SDLS197** 


D2422, JANUARY 1981 - REVISED MARCH 1988


- Full 4-Bit Binary Accumulator in a Single 20-Pin Package
- Contains Two Synchronous Registers:
   Word A
   Word B Shift/Accumulator
- 16 Arithmetic Operations Including B Minus A and A Minus B
- 16 Logic-Mode Operations
- Expandable to Handle N-Bit Words with Full Carry Look-Ahead
- Bus Driving I/O Ports


#### description

These low-power Schottky IC's integrate a high-speed arithmetic logic unit (ALU) complete with word A and word B registers on a single chip. The ALU performs 16 arithmetic and 16 logic functions (see Tables 1 and 2). Full carry look-ahead is provided for fast carry of four-bit words. The carry input ( $C_n$ ) and propagate and generate outputs (P and G) are provided for direct use with SN54S182/SN74S182 carry look-ahead generators for optimum performance with longer words.

The A and B registers are controlled by three inputs (RSO, RS1, and RS2). These pins define eight distinct register modes (see Table 3). The A register is a simple storage register while the B register is a combination storage/shift/accumulator register. The contents of the A and B registers provide the A and B words for the ALU.








Four I/O ports (I/O 0 thru I/O 3) are provided for parallel loading of word A and/or word B into their respective registers. These same ports also serve as bus driving outputs for the ALU/accumulator results (Fj). Two additional I/O ports (RI/LO and LI/RO) are provided to allow expansion of the accumulator for words greater than four bits in length.


The A or B register can be parallel loaded from the four I/O ports. The B register can also be parallel loaded from the ALU as an accumulator register and in addition, the B register can be serially loaded from either the RI/LO or the LI/RO ports.

The SN54LS681 is characterized for operation over the full military temperature range from  $-55^{\circ}$ C to  $125^{\circ}$ C. The SN74LS681 is characterized for operation from  $0^{\circ}$ C to  $70^{\circ}$ C.

## functional block diagram (positive logic)



# schematics of inputs and outputs



# **FUNCTION TABLES**

#### TABLE 1 - ARITHMETIC FUNCTIONS

#### Mode Control (M) = Low

| ALU       |             |    | ACTIVE-HIGH DATA    |                                 |  |  |  |  |
|-----------|-------------|----|---------------------|---------------------------------|--|--|--|--|
| SELECTION |             | ON | Cn = H              | C <sub>n</sub> = L              |  |  |  |  |
| AS2       | AS2 AS1 AS0 |    | (with carry)        | (no carry)                      |  |  |  |  |
| L         | L           | Г  | F <sub>j</sub> = L  | F <sub>j</sub> = H              |  |  |  |  |
| L         | L           | Н  | F ≃ B MINUS A       | F = B MINUS A MINUS 1           |  |  |  |  |
| L         | Н           | L  | F = A MINUS B       | F = A MINUS B MINUS 1           |  |  |  |  |
| L         | Н           | Н  | F = A PLUS B PLUS 1 | F = A PLUS B                    |  |  |  |  |
| н         | L           | L  | F = B PLUS 1        | Fi = Bi                         |  |  |  |  |
| н         | L           | Н  | F = B PLUS 1        | F; = B;                         |  |  |  |  |
| Н         | Н           | L  | F = A PLUS 1        | F <sub>j</sub> = A <sub>j</sub> |  |  |  |  |
| н         | Н           | Н  | F = A PLUS 1        | Fj = Āj                         |  |  |  |  |

#### TABLE 2 - LOGIC FUNCTIONS

#### Mode Control (M) = High

|     | ALŲ   |     | ACTIVE-HIGH DATA                                      |  |  |  |  |  |
|-----|-------|-----|---|--|--|--|--|--|
| SE  | LECTI | ON  | C <sub>n</sub> = H                                    | C <sub>n</sub> = L                               |  |  |  |  |
| AS2 | AS1   | AS0 | (with carry)  | (no carry)                                       |  |  |  |  |
| L   | L     | L   | $F_0 = H, F_1 = F_2 = F_3 = L$                        | Fj≒L   |  |  |  |  |
| L   | L     | н   | $F_j = A_j \oplus B_j$ PLUS 1                         | Fj = Aj 🕀 Bj                                     |  |  |  |  |
| L   | Н     | L   | Fi = Ai (1) Bi PLUS 1                                 | F <sub>j</sub> = A <sub>j</sub> + B <sub>j</sub> |  |  |  |  |
| L   | Н     | н   | F <sub>j</sub> = L                                    | F <sub>j</sub> = H                               |  |  |  |  |
| Н   | L     | Ļ   | F <sub>J</sub> = A <sub>j</sub> B <sub>j</sub> PLUS 1 | Fj = AjBj  |  |  |  |  |
| Ή   | L     | Н   | $F_j = \overline{A_j + B_j}$ PLUS 1                   | $F_j = \overline{A_j + B_j}$                     |  |  |  |  |
| Н   | Н     | L   | Fj = AjBj PLUS 1                                      | $F_j = \overline{A_j B_j}$                       |  |  |  |  |
| Н   | Н     | н   | $F_j = A_j + B_j$ PLUS 1                              | F <sub>j</sub> = A <sub>j</sub> + B <sub>j</sub> |  |  |  |  |

#### TABLE 3 - REGISTER FUNCTIONS

| -        | INPUTS BEFORE L TO HICLOCK TRANSITION |     |             |       |      |       | INTERNAL OUTPUTS AFTER L TO H CLOCK TRANSITION |       |       |                  |                  |                  |                  |                  |                   |                  |                  |                  |                  |     |     |     |                 |
|----------|---------------------------------------|-----|-------------|-------|------|-------|--|-------|-------|------------------|------------------|------------------|------------------|------------------|-------------------|------------------|------------------|------------------|------------------|-----|-----|-----|-----------------|
| FUNCTION | REGISTER<br>SELECTION                 |     | DATA INPUTS |       |      |       | A REGISTER                                     |       |       | B SHIFT REGISTER |                  |                  |                  |                  | ALU               |                  |                  |                  |                  |     |     |     |                 |
|          | RS2                                   | R51 | RS0         | LI/RO | 1/03 | 1/0 2 | 1/0 1  | 1/0 0 | RI/LO | CAD              | QA2              | QA1              | QAO              | LI/RO            | OB3               | QB2              | QB1              | 080              | RI/LO            | F3  | F2  | F1  | FO              |
| ACCUM    | L                                     | L   | L           | Z     | F3   | F2    | F1   | F0    | z     | QA3 <sub>0</sub> | QA2 <sub>D</sub> | QA1 <sub>D</sub> | QA0 <sub>Q</sub> | Z                | F3 <sub>n</sub>   | F2 <sub>fi</sub> | Fin              | F0 <sub>n</sub>  | Z                | F3  | F2  | F1  | FO              |
| LOAD B   | L                                     | Ľ   | H           | Z     | b3   | D2    | bl   | bO    | Z     | QA3 <sub>0</sub> | QA20             | QAID             | QA0 <sub>0</sub> | Z                | b3                | b2               | 61               | ь0               | Z                | Z   | Z   | Z   | Z               |
| LEFT     |                                       |     |             |       |      |       |  |       |       |                  |                  |                  |                  | -                |                   |                  | -                |                  |                  | J   |     |     |                 |
| SHIFT    | L                                     | н   | L           | ti    | F3   | F2    | F1   | FO    | 080   | QA3 <sub>0</sub> | QA20             | QA10             | QAO              | li               | tí                | QB3 <sub>D</sub> | QB2n             | QB1 <sub>n</sub> | Q81 <sub>n</sub> | F3  | F2  | F1  | F0              |
| LOGICAL  |                                       |     |             |       |      |       |  |       |       |                  |                  |                  |                  | ł                |                   |                  |                  |                  |                  | l   |     |     | - 1             |
| LEFT     |                                       |     |             |       |      |       |  |       |       |                  |                  |                  |                  |                  |                   |                  |                  |                  |                  |     |     |     | $\neg$          |
| SHIFT    | L                                     | н   | н           | li li | F3   | F2    | F1   | FO    | QB0   | QA3 <sub>0</sub> | QA2 <sub>0</sub> | QA10             | QA0 <sub>0</sub> | li li            | QB3 <sub>n</sub>  | li               | QB2 <sub>n</sub> | QBI              | QB1 <sub>n</sub> | F3  | F2  | F1  | FO              |
| ARITH    |                                       |     |             |       |      |       |  |       |       | 1                |                  |                  |                  | ļ                |                   |                  |                  |                  |                  | ŀ   |     |     |                 |
| RIGHT    |                                       |     |             |       |      |       |  |       |       |                  |                  |                  |                  | ĺ                | -                 |                  |                  |                  |                  |     |     |     | $\neg$          |
| SHIFT    | н                                     | L   | Ł           | QB3   | F3   | F2    | F1   | FO    | ri    | QA3 <sub>0</sub> | QA20             | QA10             | QAOQ             | QB2n             | QB2n              | QB1 <sub>n</sub> | QBOn             | Гİ               | Fİ               | FЭ  | F2  | F١  | FO              |
| LOGICAL  |                                       |     |             |       |      |       |  |       |       | •                | -                |                  |                  |                  |                   |                  |                  |                  |                  |     |     |     |                 |
| RIGHT    |                                       |     |             |       |      |       |  |       |       |                  |                  |                  |                  |                  |                   |                  | _                |                  |                  |     |     |     |                 |
| SHIFT    | н                                     | L   | н           | QB2   | F3   | F2    | F١   | FO    | ri    | QA30             | QA2 <sub>0</sub> | QA10             | QA0 <sub>0</sub> | QB1 <sub>n</sub> | OB3 <sub>ff</sub> | QB1 <sub>n</sub> | QBOn             | rì               | ri               | F3  | F2  | F1  | F0              |
| ARITH    |                                       |     |             |       |      |       |  |       |       | ŀ                |                  |                  |                  | 1                |                   |                  |                  |                  |                  |     |     |     |                 |
| HOLD     | . #                                   | н   | L           | z     | F3   | F2    | F1   | FO    | Z     | OEAD             | QA20             | QA10             | QA00             | Z                | QB3 <sub>O</sub>  | QB2 <sub>0</sub> | ΩB1 <sub>0</sub> | QB0 <sub>0</sub> | Z                | F30 | F20 | F10 | F0 <sub>0</sub> |
| LOAD A   | н                                     | Н   | н           | Z     | a3   | a2    | al   | aO    | Z     | a3               | a2               | a1               | a0               | Z                | QB3 <sub>0</sub>  | QB20             | QB10             | <b>□80</b> 0     | z                | z   | Z   | Z   | Z               |

H = high level (steady state)

L = low level (steady state)

Z = high impedance (output off)

a0 . . . a3, b0 . . . b3 = the level of steady - state condition at I/O 0 thru I/O 3, respectively and intended as A or B input data


F0...F3 = internal ALU results

QAO<sub>0</sub>...QBO<sub>0</sub>, FO<sub>0</sub>...F3<sub>0</sub> = the level of QAO thru QB3 and FO thru F3, respectively, before the indicated steady-state input conditions were established

 $QAO_n$ ... $QBO_n$  = the level of QAO thru QBO before the most recent  $\uparrow$  transition of the clock

ri, li = the level of steady-state conditions at RI/LO or LI/RO, respectively

## logic symbol†



 $<sup>^{\</sup>dagger}\textsc{This}$  symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

| Supply voltage, VCC (see Note 1)      |           | <br> | 7 V            |
|---------------------------------------|-----------|------|----------------|
| Input voltage                         |           | <br> | 7 V            |
| Operating free-air temperature range: | SN54LS681 | <br> | –55°C to 125°C |
|                                       | SN74LS681 | <br> | 0°C to 70°C    |
| Storage temperature range             |           | <br> | 65°C to 150°C  |

NOTE 1: Voltage values are with respect to the network ground terminal.



## recommended operating conditions

|                                     |                                 | S   | SN54LS681 |       |                | SN74LS681 |      |      |  |  |
|-------------------------------------|---------------------------------|-----|-----------|-------|----------------|-----------|------|------|--|--|
|                                     |                                 | MIN | NOM       | MAX   | MIN            | NOM       | MAX  | UNIT |  |  |
| Supply voltage, V <sub>CC</sub>     |                                 | 4.5 | 5         | 5.5   | 4,75           | 5         | 5.25 | ٧    |  |  |
| Little level even even a            | LI/RO, I/O, RI/LO               |     |           | -1    |                |           | -2.6 | mΑ   |  |  |
| High-level output current, IOH      | P, G, C <sub>n+4</sub>          |     |           | - 0.4 | - 0.4 - 0.4 mA | mΑ        |      |      |  |  |
|                                     | 1/0                             |     |           | 12    |                |           | 24   |      |  |  |
| Law touch output avenue 1           | C <sub>n+4</sub> , LI/RO, RI/LO |     | <u> </u>  | 4     |                |           | 8    |      |  |  |
| Low-level output current, IQL       | P                               |     |           | 8     |                |           | 8    | mA   |  |  |
|                                     | G                               |     |           | 16    |                |           | 16   |      |  |  |
| Clock frequency, f <sub>clock</sub> |                                 | 0   |           | 20    | 0              |           | 20   | MHz  |  |  |
| Width of clock pulse, tw(clock)     |                                 | 25  |           | -     | 25             |           | _    | nş   |  |  |
| Constitution to                     | R\$0-R\$2 to CLK1               | 35  |           |       | 30             | •         |      |      |  |  |
| Setup time, t <sub>su</sub>         | Data I/O to CLK1                | 25  |           |       | 25             |           |      | ns   |  |  |
| Hold time, th                       |                                 | 0   |           |       | 0              |           |      | ns   |  |  |
| Operating free-air temperature, TA  |                                 | -55 |           | 125   | 0              | °C        |      |      |  |  |
| <del></del>                         | <del></del>                     |     |           |       |                |           |      |      |  |  |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

|                  | PARAME                                  | TED                                     | TEST CONDIT                                 | SN                                    | 154LS6 | 81    | St    | UNIT  |                  |              |      |
|------------------|---|---|---|---------------------------------------|--------|-------|-------|-------|------------------|--------------|------|
|                  |   | :1ER                                    | TEST CONDIT                                 | TEST CONDITIONS.                      |        |       | MAX   | MIN   | TYP <sup>‡</sup> | MAX          | UNIT |
| ViH              | High-level input ve                     | oltage                                  |   |                                       | 2      |       |       | 2     |                  |              | V    |
| .,               | Low-level                               | Cn                                      |   |                                       |        |       | 0.7   |       |                  | 0.7          |      |
| VIL              | input voltage                           | All others                              | ]   |                                       |        |       | 0.7   |       |                  | 0.8          | V    |
| VIK              | input clamp voita                       | ge                                      | VCC=MIN, I =-18 mA                          |                                       |        |       | -1.5  |       |                  | -1.5         | V    |
| Voн              | High-level                              | All I/O                                 | V <sub>CC</sub> =MIN, V <sub>IH</sub> =2 V, | V <sub>IL</sub> =V <sub>IL</sub> max, | 2.4    | 3.1   |       | 2.4   | 3.2              |              | v    |
| νон              | output voltage                          | 후, Ĝ, C <sub>n+4</sub>                  | I <sub>OH</sub> =MAX                        |                                       | 2,5    | 3.4   |       | 2.7   | 3.4              |              | l    |
|                  |   | 1/0                                     |   | IOL=12 mA                             |        | 0.25  | 0.4   |       | 0.25             | 0.4          |      |
|                  |   | 1,70                                    |   | IOL-24 mA                             |        |       |       |       | 0.35             | 0.5          |      |
| VOL              | Low-level                               | LI/RO, RI/LO, C <sub>n+4</sub>          | V <sub>CC</sub> =MAX, V <sub>IH</sub> =2 V, | I <sub>OL</sub> =4 mA                 |        | 0.25  | 0.4   |       | 0.25             | 0.4          | v    |
| • OL             | output voltage                          |   | V <sub>IL</sub> =V <sub>IL</sub> max        | I <sub>OL</sub> =8 mA                 |        |       |       |       | 0.35             | 0.5          | ľ    |
|                  |   | P                                       |   | I <sub>OL</sub> =8 mA                 |        | 0.35  | 0.5   | -     | 0.35             | 0.5          | 1    |
|                  |   | G                                       | 1   | IOL=16 mA                             |        | 0.35  | 0,5   |       | 0.35             | 0.5          |      |
| <sup> </sup> OZH | Off-state output<br>current, high-level | I/O, LI/RO, RI/LO                       | V <sub>CC</sub> =MAX, V <sub>IH</sub> =2 V, | V <sub>IL</sub> =V <sub>IL</sub> max, | ,      |       | 40    |       |                  | 40           | μА   |
|                  | voltage applied Off-state output        |   | Vo=2.7 V                                    |                                       |        |       | _     |       |                  |              |      |
| la-i             | current, low-level<br>voltage applied   | I/O, LI/RO                              | VCC=MAX, V1H=2 V,                           | Vį∟=Vį∟ max,                          |        |       | _ 0.8 | - 0.8 |                  |              | mA   |
| IOZL             |   | RI/LO                                   | V <sub>O</sub> =0.4 V                       |                                       |        | - 0.4 |       | - 0.4 |                  | <b>- 0.4</b> | mA.  |
| <del>_</del>     | Input current                           | All I/O                                 |   | V <sub>I</sub> =5.5 V                 |        |       | 0.1   |       | ·                | 0.1          | _    |
| H                | at maximim                              | Cn                                      | VCC=MAX                                     | V <sub>I</sub> =7 V                   |        |       | 0.5   |       |                  | 0.5          | mΑ   |
|                  | input voltage                           | All others                              |   | V - / V                               |        | 0.1   |       | 0.1   |                  |              |      |
|                  | High-level                              | Cn                                      |   |                                       |        |       | 100   |       |                  | 100          |      |
| ΊΗ               | input current                           | All I/O                                 | V <sub>CC</sub> =MAX, V <sub>I</sub> =2.7 V |                                       |        |       | 40    |       |                  | 40           | μА   |
|                  | mpot content                            | All others                              | _   |                                       |        |       | 20    |       |                  | 20           |      |
|                  |   | Cn                                      |   |                                       |        |       | _4    |       |                  | -4           |      |
| 1                | Low-level                               | I/O, LI/RO                              | VMAN V V -0 4 V                             |                                       |        |       | -0.8  |       |                  | -0.8         |      |
| ŊĽ               | input current                           | CLK                                     | VCC=MAX, Vj=0.4 V                           | =                                     |        |       | -0.2  |       |                  | -0.2         | mΑ   |
|                  |   | All others                              |   |                                       |        |       | -0.4  |       |                  | -0.4         |      |
| •                | Short-circuit                           | 1/0                                     |   |                                       | -30    |       | -130  | 30    |                  | -130         |      |
| los              | outout ourront 8                        | LI/RO, RI/LO,<br>P, G, C <sub>n+4</sub> | V <sub>CC</sub> =MAX                        |                                       | -20    |       | -100  | -20   |                  | -100         | mΑ   |
| lec              | Supply current                          |   | VCC=MAX, RS0 at 4.5<br>All other I/O at 0 V | ٧,                                    |        | 100   | 150   |       | 100              | 150          | mΑ   |

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operations.  $^{\dagger}$ AII typical values are at VCC = 5 V, TA = 25°C.

SNot more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.



# SN54LS681, SN74LS681 4-BIT PARALLEL BINARY ACCUMULATORS

switching characteristics, VCC = 5 V, TA = 25 °C, see note 2

| PARAMETER         | FROM<br>(INPUT) | TO<br>(OUTPUT)    | TEST C   | ONDITIONS               | MIN TYP MAX | UNIT |
|-------------------|-----------------|-------------------|--|-------------------------|-------------|------|
| <sup>†</sup> PLH  |                 | Ē                 | · <del>- · · · · · · · · · · · · · · · · · ·</del> |                         | 25 40       | ns   |
| tPHL.             |                 |                   |  |                         | 30 45       |      |
| HJqt              |                 | ĪĞ                | $B_1 = 667 \Omega$                                 | C <sub>L</sub> = 45 pF  | 26 40       | ns   |
| tPHL_             |                 |                   | L  | of 10 h.                | 27 40       |      |
| <sup>‡</sup> PLH  |                 | 1/0               |  |                         | 27 40       | ns   |
| <sup>t</sup> PHL  | CLOCK           |                   |  |                         | 29 40       |      |
| <sup>t</sup> PLH  | CLOCK†          | C <sub>n</sub> +4 | 36 55  | ns                      |             |      |
| tpHL_             |                 | -11 .             |  |                         | 34 50       |      |
| <sup>t</sup> PLH  |                 | LI/R0             | $B_1 = 2 k\Omega$ .                                | C <sub>L</sub> = 15 pF  | 25 40       | пŝ   |
| <sup>†</sup> PHL  |                 |                   | ···•   | - <u>-</u>              | 23 35       |      |
| tPLH              |                 | RI/L0             |  |                         | 19 30       | ns   |
| <sup>t</sup> PHL  |                 |                   |  |                         | 17 30       |      |
| <sup>t</sup> PLH  |                 | <del>-</del>      |  |                         | 30 45       | ns   |
| <sup>t</sup> PHL  |                 |                   |  |                         | 30 45       | -    |
| tPLH              | ĺ               | Ϊ́ξ               | $B_1 = 667 \Omega$ .                               | C <sub>L</sub> = 45 pF  | 27 35       | ПŠ   |
| <sup>T</sup> PHL  | AS0-AS2         |                   |  | op.                     | 28 35       |      |
| tPLH .            |                 | 1/0               |  |                         | 31 45       | ns   |
| t <b>P</b> HL     |                 |                   |  |                         | 29 45       |      |
| <sup>t</sup> PLH  |                 | Cn+4              | $B_1 = 2 k\Omega$ .                                | C <sub>L</sub> = 15 pF  | 39 55       | ns   |
| TPHL              |                 | -16               |  |                         | 34 50       |      |
| <sup>†</sup> PLH  |                 | P                 |  |                         | 9 25        | ns   |
| <sup>t</sup> PHL  |                 |                   | $R_1 = 667 \Omega_s$                               | C <sub>L</sub> = 45 pF  | 9 20        |      |
| <sup>t</sup> PLH_ | C <sub>n</sub>  | 1/0               |  |                         | 17 35       | ns   |
| tPH L             | - 11            |                   |  |                         | 13 20       |      |
| <sup>t</sup> PLH  |                 | C <sub>n</sub> +4 | R∟≃2kΩ,  | C <sub>L</sub> = 15 pF  | 20 30       | ns   |
| tPHL              |                 | . "               |  |                         | 16 25       |      |
| TPLH              |                 | 🕫                 |  |                         | 28 40       | ns   |
| †PHL              |                 |                   |  |                         | 29 40       |      |
| <sup>t</sup> PLH  |                 | <u></u>           | $R_1 = 667 \Omega_s$                               | C <sub>L</sub> = 45 pF  | 21 30       | ns   |
| <sup>†</sup> PHL  | MODE            |                   | <b>-</b>   |                         | 23 30       |      |
| TPLH              |                 | 1/0               |  |                         | 30 45       | ns   |
| <sup>t</sup> PHL  |                 | <u> </u>          |  |                         | 28 40       |      |
| tPLH .            |                 | C <sub>n</sub> +4 | $R_L = 2 k\Omega$ ,                                | C <sub>L</sub> = 15 pF  | 40 60       | пѕ   |
| <sup>†</sup> PHL  |                 | ļ                 | <u>.</u>   | <u> </u>                | 37 50       |      |
| tPZH              |                 |                   |  | C <sub>L</sub> = 45 pF  | 28 45       | ns   |
| <sup>†</sup> PZL  |                 | 1/0               | RL = 667 Ω   |                         | 28 45       |      |
| <sup>†</sup> PHZ  |                 | l f               | -  | Cլ = 5 pF               | 35 65       | пs   |
| tPLZ              | RS1-RS2         |                   |  |                         | 39 65       |      |
| <sup>t</sup> PZH  |                 |                   |  | C <sub>1.</sub> = 15 pF | 25 40       | пş   |
| tPZL .            |                 | LI/R0             | R_ = 2 kΩ  |                         | 22 40       |      |
| <sup>t</sup> PHZ  |                 |                   | -  | CL = 5 pF               | 21 40       | กร   |
| tPLZ              |                 |                   | ·····.   |                         | 34 60       |      |
| <sup>†</sup> PZH  |                 |                   |  | Cլ = 15 pF              | 22 40       | ns   |
| <sup>†</sup> PZL  |                 | RI/LO             | Rլ=2kΩ   | - 1                     | 24 40       |      |
| <sup>t</sup> PHZ  |                 |                   | <b>,</b>   | C <sub>L</sub> = 5 pF   | 11 30       | ns   |
| tPLZ              |                 |                   |  |                         | 16 40       |      |

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated