


POST OFFICE BOX 655012 • DALLAS, TEXAS 75265


# SN54LS673, SN54LS674, SN74LS673, SN74LS674

## 16-BIT SHIFT REGISTERS

SN54LS674 . . . J OR W PACKAGE  
SN74LS674 . . . DW OR N PACKAGE  
(TOP VIEW)



SN54LS674 . . . FK PACKAGE  
(TOP VIEW)



'LS673  
FUNCTION TABLE

INPUTS					SER/ Q15	SHIFT REGISTER FUNCTIONS				STORAGE REGISTER FUNCTIONS	
CS	R/W	SH CLK	STRCLR	MODE/ STRCLK		SHIFT	READ FROM SERIAL OUTPUT	WRITE INTO SERIAL INPUT	PARALLEL LOAD	CLEAR	LOAD
H	X	X	X	X	Z	NO	NO	NO	NO		NO
X	X	X	L	X						YES	
L	L	↓	X	X	Z	YES	NO	YES	NO		
L	H	X	X	X	Q15		YES	NO			NO
L	H	↓	X	L	Q14n	YES	YES	NO	NO		NO
L	H	↓	L	H	L	NO	YES		YES	YES	NO
L	H	↓	H	H	Y15n	NO	YES		YES	NO	NO
L	L	X	H	↑	Z		NO		NO	NO	YES

'LS674 FUNCTION TABLE

INPUTS				SER/ Q15	OPERATION
CS	R/W	MODE	CLK		
H	X	X	X	Z	Do nothing
L	L	X	↓	Z	Shift and write (serial load)
L	H	L	↓	Q14n	Shift and read
L	H	H	↓	P15	Parallel load


H = high level (steady state)  
L = low level (steady state)  
↓ = transition from low to high level  
↑ = transition from high to low level  
X = irrelevant (any input including transitions)  
Z = high impedance, input mode  
Q14n = content of 14th bit of the shift register before the most recent ↓ transition of the clock.  
Q15 = present content of 15th bit of the shift register  
Y15n = content of the 15th bit of the storage register before the most recent ↓ transition of the clock.  
P15 = level of input P15

TEXAS  
INSTRUMENTS

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

# SN54LS673, SN54LS674, SN74LS673, SN74LS674 16-BIT SHIFT REGISTERS

logic symbols†





†These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.  
Pin numbers shown are for DW, J, N, and W packages.

TEXAS  
INSTRUMENTS

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265


### functional block diagrams



†When PE is active, data is synchronously parallel loaded into the shift registers from the 16 P inputs and no shifting takes place. Pin numbers shown are for DW, J, N, and W packages.

**SN54LS673, SN54LS674, SN74LS673, SN74LS674**  
**16-BIT SHIFT REGISTERS**

### schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage: SER/Q15	5.5 V
All others	7 V
Off-state output voltage	5.5 V
Operating free-air temperature range: SN54LS673, SN54LS674	–55°C to 125°C
SN74LS673, SN74LS674	0°C to 70°C
Storage temperature range	–65°C to 150°C

NOTE 1. Voltage values are with respect to network ground terminal.

### recommended operating conditions

				SN54LS'			SN74LS'			UNIT	
				MIN	NOM	MAX	MIN	NOM	MAX		
V <sub>CC</sub>	Supply voltage			4.5	5	5.5	4.75	5	5.25	V	
I <sub>OH</sub>	High-level output current	SER/Q15		-1			-2.6			mA	
		Y0 thru Y15		-0.4			-0.4				
I <sub>OL</sub>	Low-level output current	SER/Q15		12			24			mA	
		Y0 thru Y15		4			8				
f <sub>clock</sub>	Clock frequency			0	20		0	20		MHz	
t <sub>w(clock)</sub>	Width of clock input pulse			20			20			ns	
t <sub>w(clear)</sub>	Width of clear input pulse			20			20			ns	
t <sub>su</sub>	Setup time	SER/Q15		20			20			ns	
		P0 thru P15		20			20				
		Mode		35			35				
		R/W, CS		35			35				
		SH CLK ↑ to Mode/STR CLK ↑ See Note 2		25			25				
t <sub>h</sub>	Hold time	SER/Q15		0			0			ns	
		P0 thru P15	'LS673		0			0			
			'LS674		5.0			5.0			
		Mode		0			0				
T <sub>A</sub>	Operating free-air temperature			-55		125	0		70	°C	

NOTE 2: This setup time ensures the storage register will see stable data from the shift register.

# SN54LS673, SN54LS674, SN74LS673, SN74LS674

## 16-BIT SHIFT REGISTERS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS†	SN54LS*			SN74LS*			UNIT
			MIN	TYP‡	MAX	MIN	TYP‡	MAX	
V <sub>IH</sub>	High-level input voltage		2			2			V
V <sub>IL</sub>	Low-level input voltage				0.7			0.8	V
V <sub>IK</sub>	Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = -18 mA			-1.5			-1.5	V
V <sub>OH</sub>	High-level output voltage	SER/Q15	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V,	2.4	3.2	2.4	3.1		V
		Y0 thru Y15¶	V <sub>IL</sub> = V <sub>ILmax</sub> , I <sub>OH</sub> = MAX	2.5	3.4	2.7	3.4		
V <sub>OL</sub>	Low-level output voltage	SER/Q15	V <sub>CC</sub> = MIN, I <sub>OL</sub> = 12 mA	0.25	0.4	0.25	0.4		V
			V <sub>IH</sub> = 2 V, I <sub>OL</sub> = 24 mA			0.35	0.5		
		Y0 thru Y15¶	V <sub>IH</sub> = 2 V, I <sub>OL</sub> = 4 mA	0.25	0.4	0.25	0.4		
			V <sub>IL</sub> = V <sub>ILmax</sub> , I <sub>OL</sub> = 8 mA			0.35	0.5		
I <sub>OZH</sub>	Off-state output current, high-level voltage applied	SER/Q15	V <sub>CC</sub> = MAX, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = V <sub>ILmax</sub> , V <sub>O</sub> = 2.7 V		40			40	µA
I <sub>OZL</sub>	Off-state output current, low-level voltage applied	SER/Q15	V <sub>CC</sub> = MAX, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = V <sub>ILmax</sub> , V <sub>O</sub> = 0.4 V		-0.4			-0.4	mA
I <sub>I</sub>	Input current at maximum input voltage	SER/Q15	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V	0.1		0.1			mA
		Others	V <sub>CC</sub> = MAX, V <sub>I</sub> = 7 V	0.1		0.1			
I <sub>IH</sub>	High-level input current	SER/Q15	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.7 V	40		40			µA
		Others	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.7 V	20		20			
I <sub>IL</sub>	Low-level input current		V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V	-0.4		-0.4			mA
I <sub>OS</sub>	Short-circuit output current§	SER/Q15	V <sub>CC</sub> = MAX	-30	-130	-30	-130		mA
		Y0 thru Y15¶	V <sub>CC</sub> = MAX	-20	-100	-20	-100		
I <sub>CC</sub>	Supply current	'LS673	V <sub>CC</sub> = MAX	50	80	52	80		mA
		'LS674	V <sub>CC</sub> = MAX	25	40	25	40		

† For conditions shown as MIN or MAX use the appropriate value specified under recommended operating conditions.

‡ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

§ Not more than one output should be shorted at a time, and duration of the short circuit should not exceed one second.

¶ 'LS673 only.

switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C, see note 2 :

PARAMETER	'LS673		'LS674		TEST CONDITIONS	MIN	TYP	MAX	UNIT
	FROM	TO	FROM	TO					
f <sub>max</sub>	SH CLK	SER/Q15	CLK	SER/Q15	R <sub>L</sub> = 667 Ω, C <sub>L</sub> = 45 pF	20	28		MHz
t <sub>PHL</sub>	STRCLR	Y0 thru Y15			R <sub>L</sub> = 2 kΩ, C <sub>L</sub> = 15 pF		25	40	ns
t <sub>PLH</sub>	MODE/	Y0 thru Y15					28	45	
t <sub>PHL</sub>	STRCLK	Y0 thru Y15					30	45	
t <sub>PLH</sub>	SH CLK	SER/Q15	CLK	SER/Q15	R <sub>L</sub> = 667 Ω, C <sub>L</sub> = 45 pF	21	33		ns
t <sub>PHL</sub>	SH CLK	SER/Q15	CLK	SER/Q15	R <sub>L</sub> = 667 Ω, C <sub>L</sub> = 45 pF	26	40		
t <sub>PZH</sub>	CS, R/W	SER/Q15	CS, R/W	SER/Q15	R <sub>L</sub> = 667 Ω, C <sub>L</sub> = 45 pF	30	45		ns
t <sub>PZL</sub>	CS, R/W	SER/Q15	CS, R/W	SER/Q15	R <sub>L</sub> = 667 Ω, C <sub>L</sub> = 45 pF	30	45		
t <sub>PHZ</sub>	CS, R/W	SER/Q15	CS, R/W	SER/Q15	R <sub>L</sub> = 667 Ω, C <sub>L</sub> = 5 pF	25	40		ns
t <sub>PLZ</sub>	CS, R/W	SER/Q15	CS, R/W	SER/Q15	R <sub>L</sub> = 667 Ω, C <sub>L</sub> = 5 pF	25	40		

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

## **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

**TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.**

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.