D2421, MARCH 1985 - REVISED MARCH 1988

'LS673

- 16-Bit Serial-In, Serial-Out Shift Register with 16-Bit Parallel-Out Storage Register
- Performs Serial-to-Parallel Conversion

'LS674

- 16-Bit Parallel-In, Serial-Out Shift Register
- Performs Parallel-to-Serial Conversion

description

SN54LS673, SN74LS673

The 'LS673 is a 16-bit shift register and a 16-bit storage register in a single 24-pin package. A three-state input/output (SER/Q15) port to the shift register allows serial entry and/or reading of data. The storage register is connected in a parallel data loop with the shift register and may be asynchronously cleared by taking the store-clear input low. The storage register may be parallel loaded with shift-register data to provide shift-register status via the parallel outputs. The shift register can be parallel loaded with the storage-register data upon command.

A high logic level at the chip-level (\overline{CS}) input disables both the shift-register clock and the storage register clock and places SER/Q15 in the high-impedance state. The store-clear function is not disabled by the chip select.

Caution must be exercised to prevent false clocking of either the shift register or the storage register via the chip-select input. The shift clock should be low during the low-to-high transition of chip select and the store clock should be low during the high-to-low transition of chip select.

SN54LS674, SN74LS674


The 'LS674 is a 16-bit parallel-in, serial-out shift register. A three-state input/output (SER/Q15) port provides access for entering a serial data or reading the shift-register word in a recirculating loop.

The device has four basic modes of operation:


- 1) Hold (do nothing)
- 2) Write (serially via input/output)
- 3) Read (serially)
- 4) Load (parallel via data inputs)

Low-to high-level changes at the chip select input should be made only when the clock input is low to prevent false clocking.

SN54LS673 . . . J OR W PACKAGE SN74LS673 . . . DW OR N PACKAGE (TOP VIEW)




\$N54L\$673 . . . FK PACKAGE (TOP VIEW)



NC-No internal connection

SN54LS673, SN54LS674, SN74LS673, SN74LS674 16-BIT SHIFT REGISTERS



'LS673
FUNCTION TABLE

	INPUTS				SER/		STORAGE REGISTER					
CS R/W	R/W	SH CLK	STRCLR	MODE/	Q15	SHIFT	READ FROM	WRITE INTO	PARALLEL		TIONS	
				STRCLK		l	SERIAL OUTPUT	SERIAL INPUT	LOAD	CLEAR	LOAD	
Н	х	Х	Х	х	Z	NO	NO	NO	NO		NO	
X	Х	Х	L	Х						YES		
L	L	Į.	X	Х	Z	YES	NO	YES	NO			
L	н	x	Х	Х	Q15		YES	NO			NO	
L	н	1	х	L	Q14n	YES	YES	NO	NO		NO	
L	н	+	L	Н	L	NO	YES		YES	YES	NO	
L	Н	↓	H	Н	Y15n	NO	YES	_	YES	NO	NO	
L	L	X	Н	Ť	Z		NO		NO	NO	YES	

'LS674 FUNCTION TABLE

		INPUTS		SER/					
CS R/W MODE CL		CLK	Q15	OPERATION					
н	Х	х	х	Z	Do nothing				
L	L	X	1	Z	Shift and write Iserial load				
Ł	H	L	1	Q14n	Shift and read				
1	н	H	1	215	Parallel tood				

- H = high level (steady state)
- L = low level (steady state)
- 1 transition from low to high level
- 1 = transition from high to low level
- X = irrelevant (any input including transitions)
- Z = high impedance, input mode
- Q14n = content of 14th bit of the shift register before the most recent I transition of the clock.
- Q15 = present content of 15th bit of the shift register
- Y15n = content of the 15th bit of the storage register before the most recent ↓ transition of the clock.
- P15 = level of input P15

'LS674 'LS673 MODE (5) STRCLR (4) 1,2 M3 R6 R/W - (3) G1/2 EN 1,2 M3 MODE/STRCLK (5) G2 CS (1) CLK (2) R/W (3) G1/2 EN5 PO (7) cs-G2 3,40 3,4D P1 (8) SH CLK (2) 🕽 C4/3 → 3,4D P2 (9) P3 (10) (7)_Y0 P4 (11) 10,3,4D 5D 6Z10 (8) Y1 (13) 11,3,40 5D 6Z11 (9) Y2 (14) P6-P7 (15) (10) Y3 (11) Y4 P8 (16) 113) Y5 (17) P9 · P10 (18) (<u>14)</u> y6 P71 (19) (15) Y7 (16) Y8 (20) P13 (21) (17) Y9 (18) Y10 (22) P15 (23) (1<u>91</u> Y11 ⊽ 4+- SER/Q15 3,4 D (20) Y12 (21) Y13 (22) Y14 (23) Y15 5D 6Z25 (6) - ◀ → SER/Q15 25, 3, 4D D 5 ♥ **Z**7


logic symbols†

 $^{^{\}dagger}$ These symbols are in accordance with ANSI/IEEE Std. 91-1884 and IEC Publication 617-12. Pin numbers shown are for DW, J. N. and W packages,

functional block diagrams


SN54LS673, SN74LS673 SER/Q15 (6) **'LS673** 16 PE 1 (7-11, 13-23) PO-P15 Q0-Q16 D0-D15 Y0-Y1 16 Y0-Y15 16 SH CLK (2) **CLK** ÞCLK 16-BIT SER IN Q 15 STORAGE REGISTER CLR 16-BIT SHIFT REGISTER MODE/STRCLK (5)

SN54LS674, SN74LS674



[†]When PE is active, data is synchronously parallel loaded into the shift registers from the 16 P inputs and no shifting takes place. Pin numbers shown are for DW, J, N, and W packages.

schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	7 V
Input voltage: SER/Q15	. 5.5 V
All others	7 V
Off-state output voltage	
Operating free-air temperature range: SN54LS673, SN54LS674	
SN74LS673, SN74LS674	
Storage temperature range	to 150°C

NOTE 1. Voltage values are with respect to network ground terminal.

recommended operating conditions

			•	SN54LS'			9	SN74LS'		
				MIN	MOM	MAX	MIN	MOM	MAX	UNIT
VCC	Supply voltage			4.5	5	5.5	4.75	5	5.25	V
lau.	High layed autaut aurroat	SER/Q15 Y0 thru Y15				- 1			- 2.6	mA
ЮН	High-level output current					-0.4			- 0.4	""
lai	Low-level output current	SER/Q15	· · ·			12			24	mΑ
lOL	Low-level output current	Y0 thru Y15		4		8	""			
^f clock	Clock frequency	•		0		20	0		20	MHz
[†] w(clock)	Width of clock input pulse			20			20			nş
tw(clear)	Width of clear input pulse			20			20			ns
		SER/Q15		20			20		<u> </u>	
		P0 thru P15	20			20				
	Setup time	Mode	35			35			ns	
t _{su}	Setup time	R∕W, ĈS	35	-		35				
		SH CLK + to Mode/STR CLK † See Note 2		25			25			
		SER/Q15		0			0			
	Hold time	20.	'LS673	0			0			пѕ
th	Hold diffe	P0 thru P15	'LS674	5.0			5.0			Пъ
		Mode		0			0			
TA	Operating free-air temperat	ure		- 55		125	0		70	°C

NOTE 2: This setup time ensures the storage register will see stable date from the shift register.



SN54LS673, SN54LS674, SN74LS673, SN74LS674 16-BIT SHIFT REGISTERS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

				TEST CONDITIONS†			3"	SN74LS'			UNIT
	PARAMETER		TEST CONI	ITIONS	MIN	TYP‡	MAX	MIN	TYP [‡]	MAX	CIVIT
VIH	High-level input voltage				2			2			v
VIL	Low-level input voltage						0.7		_	0.8	V
VIK	Input clamp voltage		V _{CC} = MIN,	I _I = -18 mA			-1.5			-1.5	V
		SER/Q15	V _{CC} = MIN,	V _{IH} = 2 V,	2.4	3.2		2.4	3.1		V
∨он	High-level output voltage	Y0 thru Y15¶	V _{IL} = V _{IL} max,	IOH = MAX	2.5 3.4		2.7	3.4		Ľ	
		255 (0.45	N/ - 44101	I _{OL} = 12 mA		0.25	0.4		0.25	0.4	
	Low-level output voltage	SER/Q15	V _{CC} = MIN,	I _{OL} = 24 mA					0.35	0.5] _v
VOL		Y0 thru Y15¶	V _H = 2 V, V _L = V _L max	I _{OL} ≈ 4 mA	Ī	0.25	0.4		0.25	0.4] ້
				IOL≃8mA					0.35	0.5	
	Off-state output current,	AFD/015	VCC = MAX.	V _{IH} = 2 V,			40	_		40	μА
lozh	high-level voltage applied	SER/Q15	V _{IL} = V _{IL} max,	V _O = 2.7 V			40				
	Off-state output current,	055/015	VCC = MAX,	V _{IH} = 2 V,		- 0.4				- 0.4	l mA
IOZL	low-level voltage applied	SER/015	V _{IL} = V _{IL} max,	V _O = 0.4 V	_		- U.4		- 0,7		
	Input current at maximum	SER/Q15		V ₁ = 5.5 V			0.1			0.1	mA
l,	input voltage	Others -	V _{CC} = MAX	V ₁ = 7 V			0.1			0.1	""^_
1	High level included	SER/Q15	1(MAX	V. = 27V			40			40	μА
11H	High-level input current	Others	V _{CC} = MAX,	V ₁ = 2.7 V			20			20	
IL	Low-level input current		VCC = MAX,	V ₁ = 0.4 V			-0.4	_		-0.4	mA
loo	Short-circuit output current§	SER/Q15	V _{CC} = MAX		-30		-130	-30		-130	mA
os .	Short-cheurt output currents	Y0 thru Y15¶	VCC - WAX		-20		-100	-20		~100	ļ
100	Supply current	'LS673	V _{CC} = MAX			50	80	L_	52		- mA
(CC	Supply Culterit	'LS674	A CC - MOV			25	40	_	25	40	

[†] For conditions shown as MIN or MAX use the appropriate value specified under recommended operating conditions.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$, see note 2

0404115750	Ί	'LS673		674	TEST CONDITIONS	MIN	TYP	MAX	דומט
PARAMETER	FROM	ТО	FROM	то	TEST CONDITIONS	101114	111		O.V.
f _{max}	SH CLK	SER/Q15	CLK	SER/Q15	R _L = 667 Ω, C _L = 45 pF	20	28		MHz
[†] PHL	STRCLR	Y0 thru Y15					25	40	
^t PLH	MODE/	Vou Vas			$R_{L} = 2 \text{ k}\Omega$, $C_{L} = 15 \text{ pF}$		28	45	ns
[†] PHL	STRCLK	Y0 thru Y15					30	45	
tPLH	0110115	050/015	CLK	SER/Q15	D 507 O. C 45 -5		21	33	ns
tPHL	SHCLK	SER/Q15			R _L = 667 Ω, C _L = 45 pF		26	40	
[†] PZH		255 (245		055/045	D 007.0 0 455	T	30	45	ns
tPZ L	CS, R/W	W SER/Q15	ČS, R/₩	SER/Q15	R _L = 667 Ω, C _L = 45 pF		30	45] "
tPHZ	==	0.501015	† == ==	2551515	D 007.0 0 5.5	1	25	40	
tPLZ	ĈŜ, R∕W	SER/Q15	CS, R/W	SER/Q15	R _L = 667 Ω, C _L = 5 pF		25	40	ns

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.



 $^{^{\}ddagger}$ All typical values are at V_{CC} = 5 V, T_A = 25°C.

[§] Not more than one output should be shorted at a time, and duration of the short circuit should not exceed one second.

^{¶1}LS673 only.

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated