- Separate Read/Write Addressing Permits Simultaneous Reading and Writing
- Fast Access Times . . . Typically 20 ns
- Organized as 4 Words of 4 Bits
- Expandable to 512 Words of n-Bits
- For Use as: Scratch-Pad Memory Buffer Storage between Processors Bit Storage in Fast Multiplication Designs
- 3-State Outputs
- SN54LS170 and SN74LS170 Are Similar But Have Open-Collector Outputs

description

The SN54LS670 and SN74LS670 MSI 16-bit TTL register files incorporate the equivalent of 98 gates. The register file is organized as 4 words of 4 bits each and separate on-chip decoding is provided for addressing the four word locations to either write-in or retrieve data. This permits simultaneous writing into one location and reading from another word location.

BULLETIN NO. DL-S 7612122, MARCH 1974 - REVISED MARCH 1988

SN74LS670	J OR W PACKAGE D OR N PACKAGE VIEW}
D2 [1 D3 [2 D4 [3 R _B [4 R _A [5 O4 [6 O3 [7 GND [8	16 VCC 15 D1 14 WA 13 WB 12 GW 11 GR 10 Q1 9 Q2
SNE41 8670	EK PACKAGE

SN54LS670 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection.

Four data inputs are available which are used to supply the 4-bit word to be stored. Location of the word is determined by the write-address inputs A and B in conjunction with a write-enable signal. Data applied at the inputs should be in its true form. That is, if a high level signal is desired from the output, a high-level is applied at the data input for that particular bit location. The latch inputs are arranged so that new data will be accepted only if both internal address gate inputs are high. When this condition exists, data at the D input is transferred to the latch output. When the write-enable input, \overline{G}_W , is high, the data input same inhibited and their levels can cause no change in the information stored in the internal latches. When the read-enable input, \overline{G}_R , is high, the data outputs are inhibited and go into the high-impedance state.

The individual address lines permit direct acquisition of data stored in any four of the latches. Four individual decoding gates are used to complete the address for reading a word. When the read address is made in conjunction with the read-enable signal, the word appears at the four outputs.

This arrangement—data-entry addressing separate from data-read addressing and individual sense line—eliminates recovery times, permits simultaneous reading and writing, and is limited in speed only by the write time (27 nanoseconds typical) and the read time (24 nanoseconds typical). The register file has a nondestructive readout in that data is not lost when addressed.

All inputs except read enable and write enable are buffered to lower the drive requirements to one Series 54LS/74LS standard load, and input-clamping diodes minimize switching transients to simplify system design. High-speed, double-ended AND-OR-INVERT gates are employed for the read-address function and have high-sink-current, three-state outputs. Up to 128 of these outputs may be bus connected for increasing the capacity up to 512 words. Any number of these registers may be is paralleled to provide n-bit word length.

The SN54LS670 is characterized for operation over the full military temperature range of -55° C to 125° C; the SN74LS670 is characterized for operation from 0° C to 70° C.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



logic symbol[†]



[†]This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, N, and W packages.

WRITE FUNCTION TABLE (SEE NOTES A, B, AND C)

WR	ITE INP	JTS		wo	RD	
WB	WA	Ēw	0	1	2	3
L	L	L	Q≃D	Q ₀	00	00
L	н	L	a ₀	Q ≈ D	٥ ₀	0 <mark>0</mark>
н	E	L	Δ ₀	Q ₀	Q ≈ D	0 ₀
н	н	L	a ₀	QO	Ω ₀	Q = D
х	х	н	00	00	0 ₀	α ₀

READ FUNCTION TABLE (SEE NOTES A AND D)

RE	AD INPL	ITS		OUTPUTS						
RB	RA	ĒR	Q1	02	03	Q4				
L	L	L	WOB1	W0B2	W0B3	W0B4				
L	н	L	W181	W182	W1B3	W1B4				
н	L	L	W281	W282	W2B3	W284				
н	н	L	W3B1	W3B2	W383	W3B4				
×	x	н	z	Z	Z	Z				

NOTES: A. H = high level, L = low level, X = irrelevant, Z = high impedance (off)

B. (Q = D) = The four selected internal flip-flop outputs will assume the states applied to the four external data inputs.

C. Ω_0 = the level of Ω before the indicated input conditions were established.

D. WOB1 = The first bit of word 0, etc.







TEXAS TEXAS INSTRUMENTS POST OFFICE BOX 655012 + DALLAS, TEXAS 75265 logic diagram (positive logic)



Pin numbers shown are for D, J, N, and W packages.



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	-	-					-	-								•		7 V
Input voltage													-					7 V
¹ Off-state output voltage:						•												5.5 V
Operating free-air temperature range: SN54LS670	J					-		-		-	-	-		•	-	-55	°C to	o 125°C
SN74LS670)				•				, .								0°C	to 70°C
Storage temperature range	. .		•. •												_	-65	°C to	o 150°C

recommended operating conditions

		S	N54LS6	70	S!			
		MIN	NOM	MAX	MIN	NOM	MAX	
w-level output current, I OL dth of write-enable or read-enable pulse, t _w tup times, high- or low-level data the Figure 2) Data input with respect to write enable, t _{su{D}} Write select with respect to write enable, t _{su{W} } Data input with respect to	4.5	5	5,5	4.75	5	5.25	V	
High-level output current, IOH				-1			-2.6	m/
Low-level output current, IOL				4			8	m/
Width of write-enable or read-enable pulse, tw	, <u> </u>	25			25			ns
Setup times, high- or low-level data	Data input with respect to write enable, t _{su} (D)	10			10	<u> </u>	-	ns
(see Figure 2)	Write select with respect to write enable, t _{su} (W)	15			15			ns
Hold times, high- or low-level data	Data input with respect to write enable, th(D).	15			15			n
(see Note 2 and Figure 2)	Write select with respect to write enable, $t_h(W)$	5	·		5			n:
Latch time for new data, tlatch (see Note 3)	· • • • • • • • • • • • • • • • • • • •	25			25			n
Operating free-air temperature range, TA		-55		125	0		70	°

NOTES: 1. Voltage values are with respect to network ground terminal.

2. Write-select setup time will protect the data written into the previous address. If protection of data in the previous address is not required, t_{su(W)} can be ignored as any address selection sustained for the final 30 ns of the write-enable pulse and during t_{h(W)} will result in data being written into that location. Depending on the duration of the input conditions, one or a number of previous addresses may have been written into.

3. Latch time is the time allowed for the internal output of the latch to assume the state of new data. See Figure 2. This is important only when attempting to read from a location immediately after that location has received new data.



		TEAT ROUGHTIONAT			S	V54LS6	70	SI	70		
	PARAMETER	TEST CONDITIONS [†]				түр‡	МАХ	MIN	түр‡	MAX	UNIT
⊻ін	High-level input voltage				2			2			V
VIL	Low-level input voltage						0.7			0.8	V
VIK	Input clamp voltage	V _{CC} = MIN,	l _l = −18 mA				1.5			-1.5	V
Val	High lavel out out voltage	V _{CC} = MIN,	V _{1H} = 2 V,	Iон =1 mA	2.4	3.4					v
чон	High-level output voltage	VIL = VIL max		1 _{OH} = -2.6 mA	1			2.4	3.1		1 ^v
M		VCC = MIN,	V1H = 2 V,	IOL = 4 mA		0.25	0.4		0.25	0.4	l v
VOL	Low-level output voltage	V _{1L} = V _{1L} max		1 _{0L} = 8 mA					0.35	0.5	ľ
IOZH	Off-state output current, high-level voltage applied	V _{CC} = MAX,	V _{IH} = 2 V,	V _O = 2.7 V			20			20	μA
¹ OZL	Off-state output current, low-level voltage applied	V _{CC} ≈ MAX,	V _{IH} = 2 V,	V _O ≈ 0.4 V		·	-20			-20	μA
		V _{CC} = MAX,	Any D, R, or	W			0.1			0.1	T
łj –	Input current at		Ğ₩				0.2]		0.2] m⁄
	maximum input voltage	V ₁ = 7 V	Ğ _R				0.3			0.3	1
		VCC - MAX,	Any D, R, or	W			20			20	
Чн	High-level input current		G _W			40			40	μΑ	
		V ₁ = 2.7 V	Ğ _₿				60			MAX 0.8 -1.5 0.4 0.5 20 -20 0.1 0.2 0.3 20 40 60 -0.4 -0.8 -1.2 -130]
		VCC = MAX,	Any D, R, or	W			-0.4			-0.4	1
۱L.	Low-level input current	$V_1 = 0.4 V$	Ğw				-0.8			-0.8] mA
			GR							-1.2	
los	Short-circuit output current §	V _{CC} = MAX			-30		-130	-30		-130	n1A
1cc	Supply current	V _{CC} = MAX,	See Note 4			30	50		30	50	mA

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

For conditions shown as which is ware, use the appropriate value spectrum of the force of the operating conditions. FAII typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$. Short more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 4: Maximum ICC is guaranteed for the following worst-case conditions: 4.5 V is applied to all data inputs and both enable inputs, all address inputs are grounded and all outputs are open.

switching characteristics, V_{CC} = 5 V, T_A = 25° C

PARAMETER	FROM (INPUT)	то (оџтрит)	TEST CONDITIONS	MIN T	YP	мах	UNIT		
tpLH	Dead-ad-ad-	4. 0	$C_{L} = 15 pF, R_{L} = 2 k\Omega,$		23	40			
^t PHL		Read select Any Q S	See Figures 1 and 2		25	45	ns		
^t PLH	Write enable	0.514.0	CL = 15 pF, RL = 2 kΩ, See Figures 1 and 3			26	45	ns	
^t PHL	write Buable	Any Q			28	50			
^t PLH	Data	A . 0			25	45			
TPHL	Lata	Αηγ Ο			23	40			
tPZH			$C_{L} = 15 \text{pF}, R_{L} = 2 \text{k}\Omega,$		15	35			
^t PZL	Read enable	1.0	See Figures 1 and 4 $C_{\perp} = 5 \text{ pF}, \text{ R}_{\perp} = 2 \text{ k}\Omega,$ See Figures 1 and 4		22	40	ns		
^t PHZ		Any Q $C_L = 5 pF, R_I = 2 k\Omega,$		$C_{1} = 5 pF, R_{1} = 2 k\Omega,$	$C_{L} = 5 pF$, $R_{I} = 2 k\Omega$,		30	50	
tPLZ	1				16	35	- ns		



PARAMETER MEASUREMENT INFORMATION

VOLTAGE WAVEFORMS (S1 AND S2 ARE CLOSED)

NOTES: A. High-level input pulses at the select and data inputs are illustrated; however, times associated with low-level pulses are measured from the same reference points.

- B. When measuring delay times from a read-select input, the read-enable input is low,
- C. Input waveforms are supplied by generators having the following characteristics: PRR \leq 2 MHz, Z_{QUT} \approx 50 Ω , duty cycle \leq 50%, t_r \leq 15 ns, t_r \leq 6 ns.

FIGURE 2

TEXAS TEXAS INSTRUMENTS POST OFFICE BOX 655012 + DALLAS, TEXAS 75265



- NOTES: A. Each select address is tested. Prior to the start of each of the above tests both write and read address inputs are stabilized with $W_A = R_A$ and $W_B = R_B$. During the test G_B is low.
 - B. Input waveforms are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_{OUT} \approx 50 Ω , duty cycle \leq 50%, $t_r \leq 15 \text{ ns}, t_r \leq 6 \text{ ns}.$



VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES, THREE STATE OUTPUTS

- NOTES: A, Waveforms 1 is for an output with internal conditions such that the output is low except when disabled by the read-enable input. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the read-enable input.
 - B. When measuring delay times from the read-enable input, both read-select inputs have been established at steady states. C. Input waveforms are supplied by generators having the following characteristics: PRR \leq 1 MH2, Z_{OUT} \approx 50 Ω , duty cycle \leq 50%, $t_r \leq 15$ ns, $t_r \leq 6$ ns.

FIGURE 4

TEXAS INSTRUMENTS POST OFFICE 80X 655012 . DALLAS, TEXAS 75265

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated