SN54LS668, SN54LS669, SN74LS668, SN74LS669 SYNCHRONOUS 4-BIT UP/DOWN COUNTERS

SDLS192

D2351, APRIL 1977 - REVISED MARCH 1988

'LS668 ... SYNCHRONOUS UP/DOWN DECADE COUNTERS 'LS669 ... SYNCHRONOUS UP/DOWN BINARY COUNTERS

Programmable Look-Ahead Up/Down Binary/Decade Counters

- Fully Synchronous Operation for Counting and Programming
- Internal Look-Ahead for Fast Counting
- Carry Output for n-Bit Cascading
- Fully Independent Clock Circuit
- Buffered Outputs

ТЧРЕ	TYPICAL CLOCK FR	TYPICAL			
	COUNTING COUNTING		POWER		
	UP	DOWN	DISSIPATION		
'LS668, 'LS669	32 MHz	32 MHz	100 mW		

. description

These synchronous presettable counters feature an internal carry look-ahead for cascading in high-speed counting applications. The 'LS668 are decade counters and the 'LS669 are 4-bit binary counters. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enable inputs and internal gating. This mode of operation helps eliminate the output counting spikes that are normally associated with asynchronous (ripple-clock) counters. A buffered clock input triggers the four master-slave flip-flops on the rising (positive-going) edge of the clock waveform. SN54LS668, SN54LS669...J OR W PACKAGE SN74LS668, SN74LS669...D OR N PACKAGE (TOP VIEW)

_ ບ/ີ⊡ີ 1	\cup_{16}	
ਂ CLK []₂	15] RCO
A [3	14] QA
В [[́4	13	<u>]</u> 0 _B
¢ []₅	12] o c
D [] 6	11] 00
	10] ENT
GND	9] LOAD

SN54LS668, SN54LS669 ... FK PACKAGE (TOP VIEW)



NC - No internal connection

These counters are fully programmable; that is, the outputs may each be preset to either level. The load input circuitry allows loading with the carry-enable output of cascaded counters. As loading is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the data inputs after the next clock pulse.

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are two count-enable inputs and a carry output. Both count enable inputs $(\overline{P} \text{ and } \overline{T})$ must be low to count. The direction of the count is determined by the level of the up/down input. When the input is high, the counter counts up; when low, it counts down. Input \overline{T} is fed forward to enable the carry output. The carry output thus enabled will produce a low-level output pulse when the count is maximum counting up or zero counting down. This low-level overflow carry pulse can be used to enable successive cascaded stages. Transitions at the enable \overline{P} or \overline{T} inputs are allowed regardless of the level of the clock input. All inputs are diode-clamped to minimize transmission-line effects, thereby simplifying system design.

These counters feature a fully independent clock circuit. Changes at control inputs (enable \overline{P} , enable \overline{T} , load, up/down) that will modify the operating mode have no effect until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) will be dictated solely by the conditions meeting the stable setup and hold times.

The 'LS668 and 'LS669 are completely new designs. Concoursed to the original 'LS168 and 'LS169, they feature 0-nanosecond minimum hold time, reduced input currents $l_{\rm H}$ and $l_{\rm HL}$, and all buffered outputs.

PRODUCTION DATA documents contain information current on of publication data. Products conform to specifications pur the torms of Taxas instruments standard warranty. Production processing does not necessarily include texting of oil personators.



1.50

SN54LS668, SN74LS668 SYNCHRONOUS 4-BIT UP/DOWN COUNTERS





t





SN54LS668, SN74LS668 SYNCHRONOUS 4-BIT UP/DOWN COUNTERS

'LS668 DECADE COUNTERS logic symbol[†] CTRDIV 10 (8) typical load, count, and inhibit sequences LOAD M1 (LOAD) M2 (COUNT) (15) RCO U/D 63 (UP) illustrated below is the following sequence: 3,507 G4 (DOWN) ENT (10) 4.5CT G5 1. Load (preset) to BCD seven (7) ENP-GG (2 2. Count up to eight, nine (maximum), zero, one, and two > 2.3.5.6+/C7 CLK 3. Inhibit 2,4,5,6--(14) (3) 4. Count down to one, zero (minimum), nine, eight, and seven (13) Og . Q_A A 1.70 111 14) 8 [Z] 0c (5) [4] C-(11) OD D (6) (0) [†]This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, N, and W packages. LOAD I ΰάτα INPUTS C T D CLOCK Ł U/D 11 Т 1 P AND T 1 i 0_A 1 1 0_B 1 ł ļ F ł $O_{\rm C}$ ł 1 1 I \mathbf{a}_{D} Ŧ Т 1 RCO i 11 ł 11 7 8 9 0 1 2 2 2 1 0 9 8 7 г - 1 COUNT UP -INHIBIT -- COUNT DOWN -LOAD



SN54LS669, SN74LS669 SYNCHRONOUS 4-BIT UP/DOWN COUNTERS

'LS669 BINARY COUNTERS

.

typical load, count, and inhibit sequences

lilustrated below is the following sequence:

- 1. Load (preset) to binary thirteen
- 2. Count up to fourteen, fifteen (maximum), zero, one, and two
- 3. Inhibit
- 4. Count down to one, zero (minimum), fifteen, fourteen, and thirteen



[†]This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.







125×

SN54LS668, SN54LS669, SN74LS668, SN74LS669 Synchronous 4-bit up/down counters

schematics of inputs and outputs





- - '

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1) Input voltage						
Operating free-air temperature range:	SN54LS668, SN54LS669	 	• •	 		–55°C to 125°C
Storage temperature range	SN74LS668, SN74LS669					-65°C to 150°C

NOTE 3: Voltage values are with respect to network ground terminal.

. ._

recommended operating conditions

		SN54LS668 SN54LS669		SN74LS 668 SN74LS 669			UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V _{CC}		4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH				-400			- 400	μA
Low-level output current, IOL	····	1		4			8	mΑ
Clock frequency, fclack	······································	0		25	0		25	MHz
Width of clock pulse, tw(clock) (high or low) (see Figure 1)		20			20			ns
	Data inputs A, B, C, D	25			25			
Setup time, t _{ell} (see Figure 1)	ENP or ENT	40			40			ns
octup time, typ (acc thighter)	LOAD	30			30	-]
	U/D	45			45			
Hold time at any input with respect to close	ck, th (see Figure 1)	0			0			ns
Operating free-air temperature, TA		-55		125	0		70	°C



.

SN54LS668, SN54LS669, SN74LS668, SN74LS669 SYNCHRONOUS 4-BIT UP/DOWN COUNTERS

	PARAMETER		TEST CONDITIONST		SN54LS668 SN54LS669			SN74LS668 SN74LS669			UNIT
			1		MIN	TYP‡	MAX	MIN	TYPŦ	MAX	1
V1H High-level input voltage				2			2			V	
VIL	Low-level input voltage						0.7	1		0.8	V
VIK	Input clamp voltage		V _{CC} = MIN,	lj =18 mA			-1.5			-1.5	v
∨он	High-level output voltage		VCC = MIN, V1L = V1L max,	V _{IH} = 2 V, I _{OH} = -400 μA	2.5	3.4	-	2.7	3.4		v
VOL	Low-level output voltage		V _{CC} = MIN,	loL = 4 mA		0,25	0.4		0.25	0.4	v
			V _{1H} = 2 V, V _{1L} = V _{1L} max	lOL≖8mA					0.35	0.5	
	Input current	A, B, C, D, P, U/D	V _{CC} = MAX,	·····			0,1			0.1	
4	at maximum	Clock, T		V _I = 7 V			0.1	1		0.1	mA
	input voltage	LOAD					0.2			0.2] .
	High-level	A, B, C, D, P, U/D		······································			20			20	
Чн		Clock, T	VCC = MAX,	V _I ≈ 2.7 V			20			20	μA
		LOAD					40			40]
	Low-level input current	A, B, C, D, P, U/D					-0.4			-0.4]
٩Ľ		Clock, T	V _{CC} - MAX,	Vi ≈ 0.4 V			-0.4			-0.4] mA
		LOAD					-0.8			-0.8]
los	Short-circuit output cu	rrent §	V _{CC} = MAX		-20		-100	-20		-100	mA
100	Supply current		V _{CC} = MAX,	See Note 2		20	34	1	20	34	mΑ

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

¹ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡]All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second,

NOTE 2: ICC is measured after applying a momentary 4.5 V, then ground, to the clock input with all other inputs grounded and the outputs open.

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$

PARAMETER	FROM (INPUT)	TO (QUTPUT)	TEST CONDITIONS	MIN	TYP	мах	UNIT
fmax	f _{max}						MHz
^t PLH	CLK	RCO			26	40	ns
tPHL	ULK	hc0	0 IF 5		40	60	
^t PLH	01.14	Any	СL = 15 pF,		18	27	
1PHL	CLK	0			18	27	ns
^t PLH	ENT	RCO	RCO See Figures 2 and 3		11	17	
^{τρ} ΗĻ	EINT	i neo			29	45	ns
^t PLH [#]	=				22	35	ns
tPHL#	u/D	RCO			26	40	

1 fmax = Maximum clock frequency.

tPLH = propagation delay time, low-to-high-level output.

tpHL = propagation delay time, high-to-low-level output.

* Propagation delay time from up/down to ripple carry must be measured with the counter at either a minimum or a maximum count. As the logic level of the up/down input is changed, the ripple carry output will follow. If the count is minimum (0), the ripple carry output transition will be in phase. If the count is maximum (9 for 1,5668 or 15 for 1,5669), the ripple carry output will be out of phase.



.

SN54LS668, SN54LS669, SN74LS668, SN74LS669 Synchronous 4-bit up/down counters



- C. V_{ref} = 1.3 V.
- D. Propagation delay time from up/down to ripple carry must be measured with the counter at either a minimum or a maximum count. As the logic level of the up/down input is changed, the ripple carry output will follow, if the count is minimum (0) the ripple carry output transitions will be in phase. If the count is maximum (9 for 'LS668, or 15 for 'LS669) the ripple carry output will be out of phase.

FIGURE 7-PROPAGATION DELAY TIMES TO CARRY OUTPUT



1999 - 1999 - 1999 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 -

SN54LS668, SN54LS669, SN74LS668, SN74LS669 SYNCHRONOUS 4-BIT UP/DOWN COUNTERS



PARAMETER MEASUREMENT INFORMATION

UP-COUNT VOLTAGE WAVEFORMS

NOTES: I.A. The input pulses are supplied by a generator having the following characteristics. PRR = 1 MHz, duty cycle 4, 50%, Z $_{
m OU1}$ pprox 50 $\Omega_{
m c}$

 $t_r \leq 15 \text{ ns}, t_f \leq 6 \text{ ns}. \text{ Vary PRR to measure } f_{max}$. B. Outputs QQ and carry are tested at t_{n+10} for the 'LS668, and at t_{n+16} for the 'LS669, where t_n is the bit-time when all outputs

1

C. V_{ref} = 1.3 V.

FIGURE 3 PROPAGATION DELAY TIMES FROM CLOCK

TEXAS INSTRUMENTS

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated