## SDLS191

- Bus Transceivers/Registers
- Independent Registers and Enables for A and B Buses
- Multiplexed Real-Time and Stored Data
- Choice of True and Inverting Data Paths
- Choice of 3-State or Open-Collector Outputs to A Bus
- Dependable Texas Instruments Quality and Reliability

DEVICE	A OUTPUT	B OUTPUT	LOGIC
'LS651	3-State	3-State	Inverting
'LS652	3-State	3-State	True
'L\$653	Open-collector	3-State	Inverting

#### description

These devices consist of bus transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. Enable GAB and GBA are provided to control the transceiver functions. SAB and SBA control pins are provided to select whether realtime or stored data is transferred. A low input level selects real-time data, and a high selects stored data. The following examples demonstrate the four fundamental bus-management functions that can be performed with the 'LS651, 'LS652, and 'LS653.



SN54LS651 THRU SN54LS653 SN74LS651 THRU SN74LS653 OCTAL BUS TRANSCEIVERS AND REGISTERS D2637, JANUARY 1981 – REVISED MARCH 1988

SN54LS' JT PACKAGE
SN74LS' DW OR NT PACKAGE
(TOP VIEW)

САВ	Tآ	U	24		Vcc	
SAB	<b>2</b>		23		СВА	
GAB	[]3		22	$\square$	<u>s</u> a	
A1	4		21		GBA	
A2	[]5		20		81	
A3	6		19		B2	
A4	<u>ا</u> ر		18		B3	
A5	<b>8</b>		17		84	
A6	e]]		16		B5	
A7		)	15		B6	
A8	<b>[</b> ]11		14	b	B7	
GND		2	13	Б	B8	







PRODUCTION DATA documents contain information current as of publication data. Products conform to spacifications per the terms of Taxes Instruments standard warranty. Production pracessing daes not necessarily include testing of all parameters.

TEXAS TAXAS INSTRUMENTS

## SN54LS651 THRU SN54LS653 SN74LS651 THRU SN74LS653 OCTAL BUS TRANSCEIVERS AND REGISTERS



Data on the A or B data bus, or both, can be stored in the internal D flip-flop by low-to-high transitions at the appropriate clock pins (CAB or CBA) regardless of the select or enable control pins. When SAB or SBA are in the real-time transfer mode, it is also possible to store data without using the internal D-type flip-flops by simultaneously enabling GAB and  $\overline{G}BA$ . In this configuration each output reinforces its input. Thus, when all other data sources to the two sets of bus lines are at high impedance, each set of bus lines will remain at its last state.

The SN54LS651 through SN54LS653 are characterized for operation over the full military temperature range of -55 °C to 125 °C. The SN74LS651 through SN74LS653 are characterized for operation from 0 °C to 70 °C.

	-	INP	UTS			DAT	A I/O*	OPERATION C	R FUNCTION
GAB	ĞВА	CAB	CBA	SAB	SBA	A1 THRU A8	B1 THRU B8	'L\$651, 'L\$653	'LS652, 'LS654
L	н	HorL	H or L	x	х			Isolation	Isolation
Ł	н	t	1	X	х	Input	Input	Store A and B Data	Store A and B Data
X	н	t	H or L	X	Х	Input	Not specified	Store A, Hold B	Store A, Hold B
н	н	t	t	x	х	Input	Output	Store A in both registers	Store A in both registers
L	х	HorL	t	X	х	Not specified	lлput	Hold A, Store B	Hold A, Store B
L	L	1	t	X	х	Output	Input	Store B in both registers	Store B in both registers
L	Ŀ	X	х	X	L			Real-Time B Data to A Bus	Real-Time B Data to A Bus
L	L	x	HorL	x	н	Output	Input	Stored B Data to A Bus	Stored B Data to A Bus
Н	н	X	х	L	Х			Real-Time A Data to B Bus	Real-Time A Data to B Bus
н	н	H or L	х	н	x	Input	Output	Stored A Data to B Bus	Stored A Data to B Bus
	<u> </u>			<u> </u>		_		Stored A Data to B Bus and	Stored A Data to B Bus and
н	L	HorL	HorL	н	н	Output	Output	Stored B Data to A Bus	Stored B Data to A Bus

FUNCTION TABLE

• The data output functions may be enabled or disabled by various signals at the GAB and GBA inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every low-to-high transition on the clock inputs.



•

## SN54LS651 THRU SN54LS653 SN74LS651 THRU SN74LS653 OCTAL BUS TRANSCEIVERS AND REGISTERS

logic diagrams (positive logic)









Pin numbers shown are for DW, JT or NT packages.



;

## SN54LS651 THRU SN54LS653 SN74LS651 THRU SN74LS653 OCTAL BUS TRANSCEIVERS AND REGISTERS

logic symbols<sup>†</sup>





'LS653



 $^\dagger This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, JT, or NT packages.$ 



## SN54LS651, SN54LS652, SN74LS651, SN74LS652 OCTAL BUS TRANSCEIVERS AND REGISTERS

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub>	.7 V
Input voltage: Control inputs	.7 V
I/O ports	5.5 V
Operating free-air temperature range: SN54LS651, SN54LS652	125°C
SN74LS651, SN74LS652,	70°C
Storage temperature range $\ldots$ – 65°C to 1	150°C

## recommended operating conditions

			1	SN54LS651 SN54LS652			SN74LS651 SN74LS652		
			MIN	NOM	MAX	MIN	NOM	MAX	
Vcc	Supply voltage	•	4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage					2			V
VIL	Low-level input voltage				0.7			0.8	v
ЮН	High-level output current				- 12			- 15	mA
IOL	Low-level output current	· · · · · · · · · · · · · · · · · · ·			12	[		24	mA
		CBA or CAB high	15			15	_		
tw	Pulse duration	CBA or CAB low	15			15			ns
	/	Data high or low	15			15			]
t <sub>su</sub>	Setup time before CAB f or CBA f	A or B	15			15			ns
th	Hold time after CAB1 or CBA1	A or B	0			0			ns
Τ <sub>A</sub>	Operating free-air temperature		- 55		125	0		70	°C

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

P	ARAMETER	1		onst		154LS6		-	174LS65 174LS65		UNIT
	1				MIN	түр‡	MAX	MIN	түр‡	MAX	
VIK		VCC = MIN,	li = - 18 mA		1		1.5			1.5	V
	- 1			I <sub>OH</sub> = – 3 mA	2.4	3.4		2.4	3.4		]
∨он		V <sub>CC</sub> = MIN,		IOH = - 12 mA	2			[			] v [
		V <sub>IL</sub> ≭ MAX,		IOH = 15 mA				2			1
Ve		VCC = MIN,	V <sub>1H</sub> = 2 V,	IOL = 12 mA		0.25	0.4	[	0.25	0.4	l v
VOL		V <sub>IL</sub> ≈ MAX,		I <sub>OL</sub> = 24 mA					0.35	0.5	1 °
1.	Control inputs	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 7 V	· · ·			0.1			0.1	mA
1,	A or B ports	V <sub>CC</sub> = MAX,	Vi = 5.5 V				0.1			0.1	
1	Control inputs						20			20	
ΠH	A or B ports1	V <sub>CC</sub> = MAX,	, v1 = 2.7 v	• •			20			20	μA
	Control inputs	V <sub>CC</sub> = MAX,	<u> </u>				- 0.4			- 0.4	mA
HIL.	A or B ports	ч <u>сс</u> - мал,	v] - 0.4 v	· .		- 0.4				0.4	
loss		V <sub>CC</sub> = MAX,	V <sub>O</sub> = 0 V		- 40	_	- 225	- 40		- 225	mА
			<u> </u>	Outputs high		95	145	1	95	145	
	LS651			Outputs low		103	165		103	165	]
1	ICC	Vcc = MAX		Outputs disabled		103	165		103	165	
100				Outputs high Outputs low		95	145	]	95	145	- mA
						103	165		103	165	
				Outputs disabled		120	180		120	180	]

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 $^{\ddagger}$  All typical values are at V\_{CC}~=~5 V, T\_A  $=~25\,^{o}C.$ 

<sup>5</sup> Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

 $\P$  For I/O ports, the parameters  $I_{IH}$  and  $I_{IL}$  include the off-state output current.



# SN54LS651, SN54LS652, SN74LS651, SN74LS652 **OCTAL BUS TRANSCEIVERS AND REGISTERS**

	FROM	то				'LS651		<i>'</i> 1	S652		LINUT
PARAMETER	(INPUT)	(OUTPUT)	TEST CON	DITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
<sup>t</sup> PLH	Clock	Bus				14	24		15	25	ns
трнц		005				23	35		24	36	ns
<sup>t</sup> PLH	Bus	Bus				9	18		12	18	ris
tPHL	Bus	Dus				20	30		13	20	ns
<sup>t</sup> PLH	Select, with					31	47		23	35	ns
<sup>`</sup> tPHL	bus input high <sup>†</sup>		R <sub>L</sub> = 667 Ω,	C <sub>L</sub> = 45 pF,		22	33		21	32	nş
TPLH	Select, with	Bus	See Note 2			23	35		33	50	ns
ΦHL	bus input low <sup>‡</sup>					19	30		15	23	ns
<sup>t</sup> PZH	бва	0.12				29	44		30	45	ns
tPZL	GBA	ABus				40	60		36	54	ns
<sup>t</sup> PZH	GAB				-	19	29		20	30	ns
<sup>L</sup> PZL	GAB	B Busi				26	40		25	38	ns
<sup>t</sup> PHZ	ĞВА	0 Bus				25	38		25	38	ns
tPLZ	GBA	A Bus	R <sub>L</sub> = 667 Ω,	C <sub>L</sub> = 5 pF,		19	30		19	30	ns
tpHZ	GAB ·	B Bus	See Note 2			25	38		25	38	ns
tPLZ		5005				19	30		19	30	ns

## switching characteristics, VCC = 5 V, $T_A = 25^{\circ}C$

tpLH = propagation delay time, low-to-high-level output.

tpHL = propagation delay time, high-to-low-level output

 $t_{PZH}$  = output enable time to high level

t<sub>PZL</sub> = output enable time to low level

 $t_{\text{PHZ}}$  = output disable time from high level

 $t_{PLZ}^{TT}$  = output disable time from low level <sup>†</sup> These parameters are measured with the internal output state of the storage register opposite to that of the bus input.

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

## schematics of inputs and outputs



Texas INSTRUMENTS POST OFFICE BOX 655012 . DALLAS, TEXAS 75265

# SN54LS653, SN74LS653 OCTAL BUS TRANSCEIVERS AND REGISTERS

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC	
Input voltage: All inputs and A I/O po	orts
B I/O ports	
	SN54LS653
·	SN74LS653 0°C to 70°
Storage temperature range	65°C to 150°

# recommended operating conditions

.

			s	SN54LS653			SN74LS653			
			MIN	NOM	MAX	MIN	NOM	MAX		
Vcc	Supply voltage		4,5	5	5.5	4.75	5	5.25	v	
VIH	High-level input voltage	2			2			V		
V <sub>FL</sub>	Low-level input voltage				0.7			0.8	V	
VOH	High-level output voltage	A ports			5.5			5.5	V	
юн	High-level output current	B ports			- 12		· · · · · ·	- 15	mA	
IOL	Low-level output current	· · ·			12	<u>├</u> ──-		24	mA	
		CBA or CAB high	15			15				
tw	Pulse duration	CBA or CAB low	30			30			ns	
		Data high or low	30	· · · · ·		30				
t <sub>su</sub>	Setup time befare CAB † or CBA †	A or B	15			15			ns	
<sup>t</sup> h	Hold time after CAB† or CBA†	A or B	0			D			ns	
TA	Operating free-air temperature		- 55		125	0		70	°Ç	

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

P.4	RAMETER	т	EST CONDITIO	<sub>NS</sub> t	s	N54LS6	53	s	N74LS6	53	דואט
					MIN	TYP‡	MAX	MIN	TYP‡	MAX	
VIK		V <sub>ČC</sub> = MIN,	l <sub>l</sub> ≂ – 18 mA	_			- 1.5			- 1.5	V
[		$V_{CC} = MIN,$	V <sub>IH</sub> = 2 V,	l <sub>OH</sub> ≖ – 3 mA	2.4	3.4		2.4	3.4		
⊻он	B ports	VIL = MAX		I <sub>OH</sub> = 12 mA	2			]			) v (
				юн = — 15 mA				2			
_юн	A ports	V <sub>CC</sub> = MIN,	V <sub>OH</sub> = 5.5 V				0.1			0.1	mΑ
VOL		V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V,	IOL = 12 mA	[	0.25	0.4		0.25	0.4	v
YOL		VIL = MAX		lot = 54 mA					0.35	0.5	Ň
	Control inputs	V <sub>CC</sub> = MAX,	V1 = 7 V				0,1			0.1	mA
II.	A or B ports	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 5.5 V		[		0.1	[		0.1	
1	Control inputs	V <sub>CC</sub> = MAX,					20			20	μA
<u></u> нн	A or B ports	VCC - MAA,	, vi = 2.7 v				20			20	<i>#</i> <b>^</b>
     L	Control inputs		V <sub>1</sub> = 0.4 V				- 0.4			- 0.4	mA
' <b>'</b> L	A or B ports 1	V <sub>CC</sub> = MAX,					- 0.4			- 0.4	
loss	B ports	V <sub>CC</sub> = MAX,	V <sub>0</sub> = 0 V		- 40		- 225	- 40		- 225	mA
				Outputs high		95	145		95	145	
	LS653			Outputs low	1	103	165		103	165	
1 <sub>CC</sub>		V <sub>CC</sub> = MAX		Outputs disabled		103	165		103	165	mA
				Outputs high		95	145		95	145	
	LS654			Outputs low		105	170		105	170	
				Outputs disabled		120	180	L	120	180	

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. <sup>‡</sup> All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25 °C$ .

 $\frac{1}{5}$  Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second. **1** For I/O ports, the parameters I<sub>|H</sub> and I<sub>|L</sub> include the off-state output current.



. .

## SN54LS653, SN74LS653 OCTAL BUS TRANSCEIVERS AND REGISTERS

PARAMETER	FROM (INPUT)	το (ουτρυτ)	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
tPLH	СВА	A Bus				25	38	ns
tPHL		A 605				26	39	
<sup>t</sup> PLH	САВ	B Bus				15	23	ns
<sup>t</sup> PHL	CAB					24	36	
<sup>t</sup> PLH	- A Bus	8 Bus				10	18	ns
<sup>t</sup> ₽HL	7,003	0 003				20	30	
tplH	B Bus	A Bus	]			21	32	n5
<sup>t</sup> PHL	5 503					16	24	
<sup>t</sup> PLH	SBAT		$R_{L} = 667 \Omega_{c}$	С <sub>L</sub> = 45 рF,		38	57	ns
tphr	(with B high)	A Bus	See Note 2			26	39	
<sup>t</sup> PLH	SBAT		]			34	51	
tphL	(with B low)	A Bus				23	35	ns
tPLH	SAB <sup>†</sup>		-			32	48	ns
<sup>t</sup> PHL	(with A high)	B Bus				22	33	
трьн	SAB <sup>†</sup>		1			24	36	
	(with A low)	B Bus				20	30	ns
tPLH		<u></u>	1			23	35	_
tPHL	- GBA	A Bus				37	55	- ns
<sup>t</sup> PZH	645		1	Cլ ≈ 5 pF,		19	29	
tPZL	- GAB	B Bus	$R_{L} = 667 \Omega,$			25	38	- ns
tphz			See Note 2			26	39	
	- GAB	B Bus				19	29	ns

# switching characteristics, VCC = 5 V, TA = $25^{\circ}$ C

<sup>1</sup>These parameters are measured with the internal output state of the storage register opposite to that of the bus input. NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

#### schematics of inputs and outputs





#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated