SDLS190

- Independent Registers for A and B Buses
- Multiplexed Real-Time and Stored Data
- · Choice of True or Inverting Data Paths
- Choice of 3-State or Open-Collector Outputs
- Included Among the Package Options Are Compact 24-pin 300-mil-Wide Plastic and Ceramic DIPs, Ceramic Chip Carriers, and Plastic "Small Outline" Packages
- Dependable Texas Instruments Quality and Reliability

DEVICE	OUTPUT	LOGIC
'LS646	3-State	True
'LS647	Open-Collector	True
'LS648	3-State	Inverting
'LS649	Open-Collector	Inverting

description

These devices consist of bus transceiver circuits with 3-state or open-collector outputs, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus will be clocked into the registers on the low-to-high transition of the appropriate clock pin (CAB or CBA). The following examples demonstrate the four fundamental bus-management functions that can be performed with the octal bus transceivers and registers.



		SN54LS646 THRU SN54LS649
_	OCTAL BUS	SN74LS646 THRU SN74LS649 TRANSCEIVERS AND REGISTERS
0		D2661, DECEMBER 1982 - REVISED MARCH 1988

SN54LS' JT PACKAGE
SN74LS' DW OR NT PACKAGE
(TOP VIEW)

САВ	1	U)	24	þ	vcc	
SAB	2		23		CBA	
	3		22		SBA	
A1 [4		21		G	
A2[]	5		20		B1	
A3 🗌	6		19		B2	
A4 🗌	7		18		B3	
A5 🗌	8		17		B4	
A6 🗌	9		16		85	
A7 🗌	10		15		B6	
A8 🗌	11		14		B7	
GND	12		13		B8	







PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas instruments standard warrenty. Production processing does not necessarily include testing of all parameters.



SN54LS646 THRU SN54LS649, SN74LS646 THRU SN74LS649 OCTAL BUS TRANSCEIVERS AND REGISTERS



Enable (\overline{G}) and direction (DIR) pins are provided to control the transceiver functions. In the transceiver mode, data present at the high-impedance port may be stored in either register or in both. The select controls (SAB and SBA) can multiplex stored and real-time (transparent mode) data. The direction control determines which bus will receive data when enable \overline{G} is active (low). In the isolation mode (control \overline{G} high), A data may be stored in one register and/or B data may be stored in the other register.

When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two buses, A or B, may be driven at a time.

The SN54' family is characterized for operation over the full military temperature range of -55° C to 125°C. The SN74' family is characterized for operation from 0° to 70°C.

	INPUTS					DATA	4 1/0 [†]	OPERATION	OR FUNCTION
G	DIR	ÇAB	CBA	SAB	SBA	A1 THRU A8	B1 THRU B8	LS646, LS647	LS648, LS649
X	Х	t	x	X	X	Input	Not specified	Store A, B unspecified	Store A, B unspecified
×	х	x	t	х	х	Not specified	Input	Stare B, A unspecified	Store B, A unspecified
Н	х	t	†	х	х	1	1	Store A and B Data	Store A and B Data
н	х	H or L	H or L	х	х	Input	Input	Isolation, hold storage	Isolation, hold storage
L	L	x	HorL	_ x	L	Gutaut		Reat-Time B Data to A Bus	Real-Time B Data to A Bus
L	L	х	х	х	н	Output	Input	Stored B Data to A Bus	Stored B Data to A Bus
L	н	H or L	X	L	X			Real-Time A Data to B Bus	Real-Time A Data to B Bus
L	н	х	x	н	х	Input	Output	Stored A Data to B Bus	Stored A Data to B Bus

FUNCTION TABLE

[†] The data output functions may be enabled or disabled by various signals at the G and DIR inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every low-to-high transition on the clock inputs.

TEXAS INSTRUMENTS

SN54LS646 THRU SN54LS649, SN74LS646 THRU SN74LS649 Octal bus transceivers and registers

logic diagrams (positive logic)



'L\$648, 'L\$649





SN54LS646, SN54LS647, SN74LS646, SN74LS647 Octal bus transceivers and registers

logic symbols[†]



 $^\dagger These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, JT, and NT packages.$



SN54LS648, SN54LS649, SN74LS648, SN74LS649 OCTAL BUS TRANSCEIVERS AND REGISTERS



 $^\dagger These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, JT, and NT packages.$

. .



SN54LS646 THRU SN54LS649, SN74LS646 THRU SN74LS649 OCTAL BUS TRANSCEIVERS AND REGISTERS

schematics of inputs and outputs





- -







SN54LS646, SN54LS648, SN74LS646, SN74LS648 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC}	
Input voltage: Control inputs	
I/O ports	
Operating free-air temperature range:	SN54LS646, SN54LS648 – 55°C to 125°C
	SN74LS646, SN74LS648
Storage temperature range	– 65°C to 150°C

recommended operating conditions

. '

			SN	SN54LS646/648		SN74LS646/648			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
Viн	High-level input voltage	gh-level input voltage				2			V
VIL	Low-level input voltage			0.5			0.6	V	
юн	High-level output current	gh-level output current			- 12			- 15	mA
10L	Low-level output current				12			24	mA
	Pulse duration	CBA or CAB high	15			15			
tw		CBA or CAB low	30			30			ns
		Data high or low	30			30			1
	Setup time		15						
t _{su}	before CAB1 or CBA1	A or B				15			5 ח
	Hold time							_	
th	after CAB1 or CBA1	A or B .	0			0			กร
Тд	Operating free-air temperature		- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAN			TEST CONDIT	IONET	SN5	4LS646	/648	SN7	UNIT		
FANAIY					MIN	TYP‡	MAX	MIN	TYP‡	MAX	
Viκ		V _{CC} = MIN,	l _i = — 18 mA				- 1.5	<u> </u>		- 1.5	V
Hysteresis (V _{T+} –V _T _)	A or B input	V _{CC} = MIN			0.1	0.4		0.2	0.4		v
⊻он		V _{CC} = MIN, V _{IL} = MAX	V _{IH} = 2 V,	I _{OH} = - 3 mA I _{OH} = - 12 mA I _{OH} = - 15 mA	2.4 2	3.4		2.4	3.4		v
Vol		V _{CC} = MIN, V _{IL} = MAX	V _{IH} = 2 V,	I _{OL} = 12 mA		0.25	0.4		0.25	0.4 0.5	v
11	Control inputs A or B ports	V _{CC} = MAX, V _{CC} = MAX,				·····	0.1			0,1	mA
ηн	Control inputs A or B ports	Vcc - MAX,					20			20 20	μA
ΙιL	Control inputs A or B ports	V _{CC} = MAX,	V ₁ = 0.4 V				- 0.4 - 0.4			- 0.4 - 0.4	mA
los §		V _{CC} = MAX,	V _O = 0 V		- 40		- 225	- 40		- 225	mA
				Outputs high		91	145		91	145	
	LS646			Outputs low		103	165		103	165	mA
¹ cc		Vcc = MAX		Outputs disabled		103	165		103	165	
	LS648			Outputs high		. 91	145		91	145	
				Outputs low		103	165		103	165	
				Outputs disabled		120	180		120	180	

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 $\frac{1}{2}$ All typical values are at V_{CC} = 5 V, T_A = 25°C.

5 Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

 \P For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.



SN54LS646, SN54LS648, SN74LS646, SN74LS648 Octal bus transceivers and registers with 3-state outputs

	FROM	то		'LS64	5	'LS648		
PARAMETER	(INPUT) (OUT	(OUTPUT)	TEST CONDITIONS	MIN TYP	MAX	ΜΙΝ ΤΥΡ	MAX	UNIT
^t PLH	CAB or CBA	A or B		15	25	15	25	ns
^t PHL		AULP		23	35	24	40	ns
^T PLH	A or B	B or A		12	18	12	18	ns
^t ₽HL	AOLP	BUIA		13	20	15	25	ns
^t PLH	SAB or SBA [†] with Bus			26	40	37	55	ns
^t PHL	input high	A or B	R _L =667Ω, C _L =45pF,	21	35	24	40	ns
^t PLH	SAB or SBA [†] with Bus	Aore	See Note 2	33	50	26	40	ns
^t ₽HL	input low			14	25	23	40	nş
^t PZH	ত			33	55	30	50	ns
^t PZL		A . D		42	65	37	55	ns
^t PZH		A or B		28	45	23	40	ris
tPZL	DIR			39	60	30	45	ns
^t PHZ			···· · · · · · · · · · · · · · · · · ·	23	35	28	45	ns
^t PLZ	ច	2 er 🗆	$R_{L} = 667 \Omega$, $C_{L} = 5 pF$,	22	35	22	35	П\$
TPHZ	DIR	A or B	See Note 2	20	30	24	35	n\$
^t PLZ				19	30	19	30	ns

switching characteristics, V_{CC} = 5 V, TA = 25°C

[†]These parameters are measured with the internal output state of the storage register opposite to that of the input. NOTE 2: Load circuits and voltage waveforms are shown in Section 1.



SN54LS647, SN54LS649, SN74LS647, SN74LS649 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH OPEN COLLECTOR OUTPUTS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)
Input voltage (control inputs)
Off-state output voltage (A and B ports) 5.5 V
Operating free-air temperature range: SN54LS647, SN54LS649
SN74LS647, $SN74LS649$
Storage temperature range

recommended operating conditions

. · ·

		-		SN54LS647 SN54LS649			SN74LS647 SN74LS649		
			MIN	NOM	ΜΑΧ	MIN	NOM	MAX	
Vçc	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
ViH	High-level input voltage	<u></u>	2			2			V
VIL	Low-level input voltage				0.5			0.6	V
∨он	High-level output voltage				5.5			5.5	V
10L	Low-level output voltage				12			24	mA
	Pulse duration	CBA ar CAB high	15			15			
t _w		CBA or CAB low	30			30			ns
		Data high or low	30			30			
t _{su}	Setup time before CAB † or CBA †	A or B	15		_	15			ns
th	Hold time after CAB† or CBA†	A or B	0			0			D 5
Тд	Operating free-air temperat	ure	- 55		125	0	-	70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAN	IETER	TEST CONDITIONS [†]		SN54LS647 SN54LS649			SN74LS647 SN74LS649			UNIT
				MIN	TYP‡	MAX	MIN	TYP‡	MAX	
٧ıĸ		V _{CC} = MIN, I ₁ = - 18 mA				- 1.5			- 1.5	V
Hysteresis (V _{T+} –V _T _)	A or B input	V _{CC} = MIN		0.1	0.4		0.2	0.4		v
юн	•	V _{CC} = MIN, V _{IH} = 2 V, V _{OH} = 5.5 V	V _{IL} = MAX,			0.1			0.1	mΑ
VOL		$V_{CC} = MIN, V_{IH} = 2 V,$ $V_{IL} = MAX$	IOL = 12 mA IOL = 24 mA		0.25	0.4		0.25 0.35	0.4 0.5	v
1.	A or B		V ₁ = 5.5 V			Q. 1			0.1	mA
11	All others	V _{CC} = MAX	V1 = 7 V			0.1			0.1	- MA
ЧН	· · · · · ·	V _{CC} = MAX, V _I = 2.7 V	•			20			20	μA
ΗL.		V _{CC} = MAX, V ₁ = 0.4 V				- 0.4	[- 0.4	mA
	'LS647		Outputs high		79	130		79	130	
		V _{CC} = MAX, Outputs open	Outputs low		94	150		94	150	- 4
'cc	'LS649		Outputs high	79	130		79	130	mΑ	
	L3043	V _{CC} = MAX, Outputs open	Outputs low		94	150	Ī	94	150	

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. ‡ All typical values are at V_{CC} = 5 V, T_A = 25°C.



SN54LS647, SN54LS649, SN74LS647, SN74LS649 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH OPEN-COLLECTOR OUTPUTS

.- ´

- ---

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST OCNOLTIONS	'LS647			'L\$649			
			TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	
<u>tplh</u>	CAB or CBA	A or B	RL=667 Ω, CL=45 pF, See Note 2		22	35		17	30	ns
^t PHL					28	45		28	45	ns
[†] ₽ĽH	A or B	B or A			17	26		15	25	ns
^L PHL					18	27		20	30	ns
^t PLH	SAB or SBA [†] with Bus input high SAB or SBA [†] with Bus input low	A or B			33	50	-	37	55	ns
^t PHL					29	45		28	45	ns
†PLH					39	60		30	45	ns
^t PHI.					19	30		26	40	ns
TPLH	G	A or B			25	40		21	40	۳s
^t PHL					33	50		34	50	ns
የዋይብ	DIR				23	35		19	30	ns
ΨHL.					25	40		27	45	ns

[†] These parameters are measured with the internal outputs state of the storage register opposite to that of the bus input. NOTE 2: Load circuits and voltage waveforms are shown in Section 1.



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated