

Single-bit errors in the 16-bit data word are flagged and corrected.

Single-bit errors in the 6-bit check word are flagged, and the CPU sends the EDAC through the correction cycle even though the 16-bit word is not in error. The correction cycle will simply pass along the original 16-bit word in this case and produce error syndrome bits to pinpoint the error-generating location.

Dual-bit errors are flagged but not corrected. These dual errors may occur in any two bits of the 22-bit word from memory (two errors in the 16-bit data word, two errors in the 6-bit check word, or one error in each word).

The gross-error condition of all lows or all highs from memory will be detected. Otherwise, errors in three or more bits of the 22-bit word are beyond the capabilities of these devices to detect.

Memory	Соп	trol				Error Flage		
Cycle	S1	S0	EDAC Function	Data I/O	Check Word I/O	SEF	DEF	
WRITE	L	L	Generate Check Word	Input Data	Output Check Word	L	Ļ	
READ	L	н	Read Data & Check Word	Input Data	Input Check Word	L	L	
READ	H	н	Latch & Flag Errors	Latch Data	Latch Check Word	Ena	bled	
READ	Н	L	Correct Data Word & Generate Syndrome Bits	Output Corrected Data	Qutput Syndrome Bits	Ena	abled	

CONTROL FUNCTION TABLE



functional block diagram

.* '



ERROR FUNCTION TABLE

Total N	umber of Errors	Erro	r Flags	Data Correction
16-Bit Data	6-Bit Checkword	SEF	DEF	Data Confection
0	0	L.	L	Not Applicable
1	0	н	L	Correction
0	1	н	L	Correction
1	1	н	н	Interrupt
2	0	н	н	Interrupt
0	2	н	н	Interrupt

In order to be able to determine whether the data from the memory is acceptable to use as presented to the bus, the EDAC must be strobed to enable the error flags and the flags will have to be tested for the zero condition.

The first case in the error function table represents the normal, no-error condition. The CPU sees lows on both flags. The next two cases of single-bit errors require data correction. Although the EDAC can discern the single check bit error and ignore it, the error flags are identical to the single error in the 16-bit data word. The CPU will ask for data correction in both cases. An interrupt condition to the CPU results in each of the last three cases, where dual errors occur.

error detection and correction details

During a memory write cycle, six check bits (CB0-CB5) are generated by eight-input parity generators using the data bits as defined below. During a memory read cycle, the 6-bit check word is retrieved along with the actual data.



CHECKWORD		16-BIT DATA WORD														
BIT	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
CBO	×	x		×	×				×	×	×			x		
CB1	x		x	x		x	×		x			×			х	
CB2		x	x		x	x		x		х			x			x
CB3	x	x	x				x	x			x	x	x			·
CB4				x	x	x	×	x						x	×	×
CB5									×	x	×	×	x	×	х	×

The six check bits are parity bits derived from the matrix of data bits as indicated by "x" for each bit.

Error detection is accomplished as the 6-bit check word and the 16-bit data word from memory are applied to internal parity generators/checkers. If the parity of all six groupings of data and check bits are correct, it is assumed that no error has occurred and both error flags will be low. (It should be noted that the sense of two of the check bits, bits CBO and CB1, is inverted to ensure that the gross-error condition of all lows and all highs is detected.)

If the parity of one or more of the check groups is incorrect, an error has occurred and the proper error flag or flags will be set high. Any single error in the 16-bit data word will change the sense of exactly three bits of the 6-bit check word. Any single error in the 6-bit check word changes the sense of only that one bit. In either case, the single error flag will be set high while the dual error flag will remain low.

Any two-bit error will change the sense of an even number of check bits. The two-bit error is not correctable since the parity tree can only identify single-bit errors. Both error flags are set high when any two-bit error is detected.

Three or more simultaneous bit errors can fool the EDAC into believing that no error, a correctable error, or an uncorrectable error has occurred and produce erroneous results in all three cases.

Error correction is accomplished by identifying the bad bit and inverting it. Identification of the erroneous bit is achieved by comparing the 16-bit data word and 6-bit check word from memory with the new check word with one (check word error) or three (data word error) inverted bits.

As the corrected word is made available on the data word 1/O port, the check word 1/O port presents a 6-bit syndrome error code. This syndrome code can be used to identify the bad memory chip.

		S	VNDROME	ERROR	ODE	
ERROR LOCATION	CBO	CB1	CB2	ÇB3	CB4	CB5
DB0	L	L	н	L	н	н
DB1	L	н	Ļ	L	н	н
DB2	н	L	L	L	н	н
DB3	L	L	н	н	L	н
DB4	L	н	L	н	L	н
DB5	н	L	L	н	L	н
DB6	н	L	н	L	L	н
D87	н	н	L	L	L	н
DB8	L	L	н	н	н	L
DB9	L	н	L	н	н	L
DB10	L	н	н	L	н	L
DB11	н	L	н	L	н	Ĺ
D812	н	н	L	L	н	L
DB13	L	H	н	н	L	L
DB14	н	L	н	н	L	L
DB15	н	н	L	н	L	L
CB0	L	н	н	н	н	н
CB1	н	L	н	н	н	н
C82	н	н	L	н	н	н
CB3	н	н	н	L	н	н
CB4	н	н	Н	н	L	н
CB5	н	н	н	н	н	L
NO ERROR	н	н	н	н	н	н

ERROR SYNDROME TABLE



schematics of inputs and outputs

.- '



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)		
Input voltage: SO and S1		
CB and DB		, 5.5 V
Off-state output voltage		5.5 V
Operating free-air temperature range:	SN54LS630, SN54LS631	
	SN74LS630, SN74LS631	
Storage temperature range		

NOTE 1: Voltage Values are with respect to network ground terminal.

recommended operating conditions

		SN54LS630 SN54LS631			1	30 31	UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX		
Supply voltage, V _{CC}		4.5	5	5.5	4.75	5	5.25	V	
	CB or DB, 'LS630 only			-1			-1	mΑ	
High-level output current, IOH	DEF or SEF			-0.4			0.4		
High-level output voltage, VOH	CB or DB, 'LS631 only			5.5			5.5	V	
	CB or DB			12			24		
Low-level output current, IOL	DEF or SEF			4			8	mA	
Setup time, t _{su}	CB or DB to S11	30			30			ns	
Hold time, th	CB or DB after S11	15			15			ns	
Operating free-air temperature, T_A	·	55		125	0		70	°C	

The upward-pointing arrow indicates a transition from low to high.



			TEET COM		SN54LS630			s			
	PARAMETERS		TEST CON	DITIONS	MIN	TYPİ	MAX	MIN	TYP‡	MAX	ON
VIн	High-level input voltage				2			2			V
VIL	Low-level input voltage						0.7			0.8	V
Vik	Input clamp voltage		V _{CC} = MIN,	ij = -18 mA			-1.5			-1.5	V
	High-level output voltage	CB or DB	V _{CC} = MIN, V _{IH} = 2 V,	IOH = MAX	2.4	3.3		2.4	3.2		v
∨он	High-lever output voltage	DEF or SEF	VIH = 2 V, VIL = VIL min	l _{OH} = -400 μA	2.5	3,4		2.7	3.4		•
		CB or DB	Vcc = MIN,	IOL = 12 mA		0.25	0.4		0.25	0.4	
	Low-level output voltage		V _{IH} = 2 V,	IOL = 24 mA					0.35	0,5	v
VOL	LOW-level output voltage		VIL = VIL max	IOL = 4 mA		0.25	0.4		0.25	0.4	Ů
		Deroraer		loL≃8mA					0.35	0.5	
огн	Off-state output current, high-level voltage applied	CB or DB	V _{CC} = MAX, S0 and S1 at 2 V	V ₀ = 2.7 V,			20			20	μA
OZL	Off-state output current, low-level voltage applied	CB or DB	V _{CC} ≕ MAX, \$0 and \$1 at 2 V	Vo=0.4 V,			-200			-200	μA
	Input current at maximum	CB or DB	V _{CC} = MAX,	VI = 5.5 V			0.1			0.1	
l f	input voltage	SO or S1	VIH = 4.5 V	V1 = 7 V			0.1			0.1	mΑ
ЧН	High-level input current		V _{CC} = MAX,	VI = 2.7 V	1		20			20	μA
ηL	Low-level input current	· · · · · · · · · · · · · · · · · · ·	V _{CC} = MAX,	VI = 0.4 V			-0.2			-0.2	mΑ
	Short-circuit output	CB or DB	V MAY		-30		-130	-30		-130	mA
los	current 4	DEF or SEF	VCC = MAX		-20		-100	20	-	-100	mA
	Supply current		V _{CC} = MAX, S0 All CB and DB pi	•		143	230		143	230	mA

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

			TERT CO		S	N54LS6	531	S	N74LS	531	
	PARAMETER		TESTCO	NDITIONS	MIN	TYP‡	MAX	MIN	TYP‡	MAX	
۷ін	High-level input voltage				2			2			V
VIL	Low-level input voltage						0.7			0.8	V
Vik	Input clamp voltage		V _{CC} = MIN,	lj= –18 mA			-1.5			-1.5	v
∨он	High-level output voltage	DEF or SEF	V _{CC} = MIN, V _{IH} = 2 V,	l _{OH} =400 μA, VIL = VIL max	2.5	3.4		2.7	3.4		v
юн	High-level output current	CB or DB	V _{CC} = MIN, V _{IH} = 2 V,	V _{OH} = 5.5 V, V _{IL} = V _{IL} max	-		100			100	μА
		CB or DB	V _{CC} = MIN,	l _{OL} ≂ 12 mA		0.25	0.4		0.25	0.4	
VOL	Low-level output voltage	080108	$V_{\rm IH} = 2 V$,	I _{OL} = 24 mA					0.35	0.5	l v
۰UL	Low level output totage	DEF or SEF	VIL = VIL max	I _{OL} = 4 mA		0.25	0_4		0.25	0.4	1.
		DEI DI CEI		IOL = 8 mA					0.35	0.5	
ı.	Input current at	CB or DB	V _{CC} = MAX,	V∣ ≠ 5,5 V			0.1			0.1	mA
ц	maximum input voltage	SO or S1	V _{IH} = 4,5 V	V [= 7 V			0.1			0.1	
ηн	High-level input current		V _{CC} = MAX	V ₁ = 2.7 V			20			20	μA
ηĻ	Low-level input current		V _{CC} = MAX,	VI = 0.4 V			-0.2			-0.2	mA
los	Short-circuit output current¶	DEF or SEF	V _{CC} = MAX		-20		-100	-20		-100	mA
lcc	Supply current		V _{CC} = MAX, S0 a All CB and DB gro SEF and DEF ope	ounded,		113	180		113	180	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

.

۰. ۲

^{\pm} All typical values are at V_{CC} = 5 V, T_A = 25°C. [¶] Not more than one output should be shorted at a time, and duration of the short circuit should not exceed one second.



.- ^

switching characteristics, V_{CC} = 5 V, T_A = 25° C, C_L = 45 pF

	FROM	то		'LS63		
PARAMETÉR	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN TYP	MAX	
tpLH Propagation delay time, low-to-high-level output		СВ	SÖratÖV, S1 atÖV,	31	45	ns
tpHL Propagation delay time, high-to-low-level output ⁰	DB	Ç.B	$R_L = 667 \ \Omega$, See Figure 1	45	65	ns
ment of the state of the state in the state of the state		DEF	S0 at 3 V, $R_{L} = 2 k\Omega$,	27	40	ns
tPLH Propagation delay time, low-to-high-level output*	S1†	SEF	See Figure 1	20	30	
			S1 at 3 V, $R_{L} = 667 \Omega$,	24	40	пѕ
tPZH Output enable time to high level [#]	S0↓	CB, DB	See Figure 2	24	40	115
			S1 at 3 V, RL = 667 Ω,	30	45	ns
tpzt Output enable time to low level $\ddot{\pi}$	S01	CB, DB	See Figure 1		40	115
			S1 at 3 V, RL = 667 Ω,	43	65	
tPHZ Output disable time from high level [*]	S01	CB, DB	See Figure 2	43	00	ns
· · · · · · · · · · · · · · · · · · ·			S1 at 3 V, $R_L = 667 \Omega$,		45	
tPLZ Output disable time from low level [▲]	S0↑	CB, DB	See Figure 1	31	45	пs

switching characteristics, V_{CC} = 5 V, T_A = 25° C, C_L = 45 pF, see Figure 1

	FROM	то		'LS631		
PARAMETER	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN TYP	MAX	
tpLH Propagation delay time, low-to-high level output ⁰		<u>cn</u>	S0 et 0 V, S1 at 0V,	38	55	กร
tPHL Propagation delay time, high-to-low-level output	DB	СВ	RL = 667 Ω	45	65	пs
	0.4.4	DEF	00 × 0 ¥ D = 0 ± 0	27	40	ns
tptH Propagation delay time, low-to-high-level output*	\$1 †	SEF	S0 at 3 V, $R_{L} = 2 k\Omega$	20	30	ns
tPHL Propagation delay time, high-to-low-level output [#]	S0↓	CB, DB	S1 at 3 V, 유L = 667 kΩ	28	45	пs
^t PLH Propagation delay time, low-to-high-level output [*]	S0†	CB, DB	S1 at 3 V, RL = 667 kΩ	33	50	ns

^OThese parameters describe the time intervals taken to generate the check word during the memory write cycle.

*These parameters describe the time intervals taken to flag errors during the memory read cycle.

#These parameters describe the time intervals taken to correct and output the data word and to generate and output the syndrome error code during the memory read cycle.

These parameters describe the time intervals taken to disable the CB and DB buses in preparation for a new data word during the memory read cycla.

PARAMETER MEASUREMENT INFORMATION



FIGURE 1-OUTPUT LOAD CIRCUIT

FIGURE 2-OUTPUT LOAD CIRCUIT

TEXAS INSTRUMENTS POST OFFICE BOX 225012 • DALLAS TEXAS 75265

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated