
DECEMBER 1983-REVISED MARCH 1988

- 'LS56 Performs 50 to 1 Frequency Division (5 to 1, 5 to 1, and 10 to 1)
- 'LS57 Performs 60 to 1 Frequency Division (6 to 1, 5 to 1, and 10 to 1)
- Available in P or JG package (two P or JG Packages Fit in a Single 16-pin Socket)
- Maximum Clock Frequency 25 MHz Typical

SN54LS56, SN54LS57 . . . JG PACKAGE SN74LS56, SN74LS57 . . . JG OR P PACKAGE (TOP VIEW)



FOR CHIP CARRIER INFORMATION, CONTACT THE FACTORY.

description


These frequency dividers are particularly useful in generating one second or one hour timing pulses from 50 Hz (European standard frequency) or 60 Hz (United States standard frequency), 50 to 1 frequency division is accomplished in the 'LS56 by connecting output Q_Δ to input CLKB, 60 to 1 frequency division in the 'LS57 is accomplished in the same way. More universal capabilities are evidenced by the 25 MHz typical fmax and the almost limitless frequency division possibilities when used in cascade. Two 'LS56 packages may be interconnected to give frequency division of 2500 to 1, 625 to 1,100 to 1, etc. Two 'LS57 packages can be connected to generate frequency divisions of 3600 to 1, 1800 to 1, 900 to 1 etc.

The 'LS56 and 'LS57 frequency dividers consist of three separate counters, A, B, and C on a single monolithic substrate. The A counter divides by 5 to 1 in the 'LS56 and by 6 to 1 in the 'LS57. The B counter divides by 5 to 1 in both devices and is internally tied to the C counter which divides by 2 to 1. The resulting C counter output is 10 to 1. Both the 'LS56 and 'LS57 feature a clear pin which is common to all three counters, A, B, and C. When the clear pin is low, the counters are enabled. When the clear is high, the counters are disabled and their outputs are set to a low-level.

All three counters, A, B, and C trigger on the high-to-low transition of the clock input. All output waveforms are symmetrical except for the 5 to 1 outputs (A and B of the 'LS56 and B of the 'LS57). See the output waveform drawings below.


input and output waveforms

logic symbols†




[†]These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



SN54LS56, SN54LS57, SN74LS56, SN74LS57 FREQUENCY DIVIDERS

schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)		7 V
Input voltage: CLR		

Operating free-air temperature range:	\$N54LS'	
	SN74LS'	
Storage temperature range		

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

			SN54LS'			SN74LS'		
		MIN	NOM	MAX	MIN	NOM	MAX	דומט
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.7			0.8	V
Іон	High-level output current			-1			1	mA
loL	Low-level output current	· · · · · · · · · · · · · · · · · · ·		8			16	mA
^f eloek	Clock frequency	0		15	0		15	MHz
t _r , t _f	Rise and fall time of clock			50		_	50	пŝ
tw	Pulse width of clock or clear	30			30			ns
ī _{şu}	Clear inactive state set-up time	25			25			ns
Тд	Operating free-air temperature	55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS†		SN54LS'			SN74LS']	
			TEST CONDITIONS			TYP‡	MAX	MIN	TYP‡	MAX	UNIT
Vik		V _{CC} = MIN,	I _I = 18 mA			•	- 1.5			— 1.5	V
νон		V _{CC} = MIN, V _{IL} = MAX	V _{IH} = 2 V,	1 _{OH} = -1 mA	2.5	3.4		2.7	3.4		v
		VCC = MIN,	V _{tH} = 2 V,	, I _{OL} = 8 mA		0.25	0.4		0.25	0.4	
VOL	VIL = MAX	I _{OL} = 16 mA	1		_		0.35	0.5	'		
	CLKA, CLKB	V _{CC} = MAX		V ₁ = 5.5 V		•	0.2			0.2	,
Ч	CLR	ACC = MIXX		V ₁ = 7 V			0.1			0.1	mA
. (CLKA, CLKB	V MAY	V 2.7.V				80			80	
ΉΗ	CLR	V _{CC} = MAX,	V - 2.7 V				20			20	μА
IIL	CLKA, CLKB	14 14117	0.0.0.0.	V _I = 0.4 V			- 3.2			- 3.2	
	CLR	V _{CC} = MAX,	CEN - UV,				- 0.2		-	- 0.2	mA
los ş		V _{CC} = MAX,	CLR = 0 V,	V _O = 0 V	- 20		- 100	- 20		- 100	mA
lcc		V _{CC} = MAX,	See Note 2	•		17	30		17	30	mΑ

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, VCC = 5 V, TA = 25°C (see note 3)

PARAMETER	FROM	то	TEST CONDITIONS			'LS56			'LS57				
	(INPUT)	(OUTPUT)			MIN	TYP	MAX	MIN	TYP	MAX	UNIT		
f _{max}	CLKA	a_{A}			15	25		15	25		MHz		
fmax	CLKB	Ω _B , Ω _C]		15	25		15	25		MHz		
^t PLH	CLKB	0				8	15		8	15	пs		
^t PHL		CLKB	QB				14	25		14	25	ns	
tPLH *	01.140					18	30		18	30	ns		
tPHL*	CLKB	ΩC	RL=1 kΩ,	$C_L = 30 pF$		24	35		24	35	ns		
₹PLH	01.14.4		1			12	20		14	25	ns		
t _{PHL}	CLKA	ULKA	ULKA	Q _A				14	25		18	30	ns
^t PHL	CLR .	Q _A				17	30		17	30	ns		
[†] PHL	CLR	Ωe				17	30		17	30	ns		
^T PHL	CLR	αc				17	30		17	30	ns		

^{*}Times measured from CLKB to output QC are taken with output QB unloaded. NOTE 3: Load circuits and voltage waveforms are shown in Section 1.

 $^{^{\}circ}$ All typical values are at V_{CC} = 5 V, T_A = 25°C. § Not more than one output should be shorted at a time and the duration of the short-circuit should not exceed one second.

NOTE 2: I_{CC} is measured by applying 4.5 V to the CLR pin with all other inputs grounded and the outputs open.

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated