SN54LS446, SN54LS449, SN74LS446, SN74LS449 QUADRUPLE BUS TRANSCEIVERS WITH INDIVIDUAL DIRECTION CONTROLS

SDLS178

D2613, OCTOBER 1980-REVISED MARCH 1988

SN54LS446, SN54LS449... J PACKAGE SN74LS446, SN74LS449... D OR N PACKAGE

3-State Outputs Drive Bus Lines Directly

- P-N-P Inputs Reduce DC Loading on Bus
- Line
- Hysteresis at Bus Inputs Improves Noise Margins
- Flow-Thru Data Pinout (B Bus Opposite A Bus)
- Choice of True ('LS449) and Inverting ('LS446)


description

These quadruple bus transceivers are designed for data transmission from individual lines of the A bus to individual lines of the B bus or the reverse, depending on the logic levels at the direction-control pins DIR1 through DIR4. These direction controls (one for each channel) allow maximum flexibility in timing. The enable inputs GBA and GAB can be used to disable the A or B outputs respectively, or to disable both buses for effective isolation.

The SN54LS446 and SN54LS449 are characterized for operation over the full military temperature range of -55° C to 125° C. The SN74LS446 and SN74LS449 are characterized for operation from 0° C to 70° C.

(TUP VIEW)										
GBA[1	U ₁₆	<u>р⊼сс</u>							
A1 [2	15	GAB							
DIR2	3	14	[] В1							
A2[_	4	13								
A3[5	12	📙 в2							
DIR3	6	11	🗋 вз							
A4[7	10								
GND	8	9	📙 В4							

SN54LS446, SN54LS449 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

FUNCTION TABLE

ENA	BLE	DIRECTION	OPERATION	OPERATION
ĞВА	A GAB DIR 'LS446		'L\$446	'LS449
н	н	x	Isolation	Isolation
х	X L H		A data to B Bus	A data to B Bus
L	×	L	B data to A Bus	B data to A Bus
х	н	Н	Isolation	Isolation
н	x	L	Isolation	Isolation

H = high level, L = low level, X = irrelevant

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)		 • • • •	 			 	. .		7 V
Input voltage		 	 			 	. .		7 V
Off-state output voltage		 	 			 			5.5 V
Operating free-air temperature range:	SN54LS'	 	 			 		. –55°C to	125°C
	SN74LS'	 	 			 		0°C t	:o 70°C
Storage temperature range		 	 	• • •	• • • •	 		65°C to	150°C

NOTE 1: Voltage values are with respect to the network ground terminal.


PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.





SN54LS446, SN54LS449, SN74LS446, SN74LS449 QUADRUPLE BUS TRANSCEIVERS WITH INDIVIDUAL DIRECTION CONTROLS


logic symbols[†]

. .










[†] These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, and N packages.

schematics of inputs and outputs



TEXAS TEXAS INSTRUMENTS

SN54LS446, SN54LS449, SN74LS446, SN74LS449 QUADRUPLE BUS TRANSCEIVERS WITH INDIVIDUAL DIRECTION CONTROLS

recommended operating conditions

. '

PARAMETER	SN54L5446 SN74LS446 SN54LS449 SN74LS449							
	MIN	NOM	MAX	MIN	NOM	MAX	1	
Supply voltage, V _{CC} (see Note 1)	4.5	5	5.5	4,75	5	5.25	V	
High-level output current, IOH	· · · · · · · · · · · · · · · · · · ·	-	-12	[mA	
Low-level putput current, IOL			12	1		24	mΑ	
Operating free-air temperature, TA	-55		125	0		70	°c	

NOTE 1: Voltage values are with respect to network ground terminal.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER			TEST CON	DITIONST	SN	154LS44 154LS44	19	s	46 49	UNIT		
					+ -	түр‡	MAX		TYP‡	MAX		
⊻ін	High-level input voltage) 		2			2			V	
VIL.	Low-level input voltage						0.6			0.7	V.	
<u>⊻ıк</u>	Input clamp voltage		V _{CC} = MIN,	l =18 mA		_	-1.5			-1.5	V	
	Hysteresis $(V_{T+} - V_{T-})$,	A or B input	V _{ÇC} = MIN		0.1	0.4		0.2	0.4		V	
∨он	High-level output voltage		V _{CC} = MIN, V _{IH} = 2 V,	¹ OH =3 mA	2.4	3.4		2.4	3.4	- <u></u>	v	
	nigh rever output voltage		VI <u>L</u> = VIL max	I _{OH} = MAX	2			2				
Vol	Low-level output voltage	ow-level output voltage		I _{OL} = 12 mA		0.25	0.4		0.25	0.4	v	
101			V _{IH} = 2 V, VIL = VIL max	i _{OL} = 24 mA				[0.35	0.5		
	Off-state output current,		V _{CC} = MAX,	Ĝat 2 V,			20	n	20	μA		
IOZH	high-level voltage applied		V _O = 2.7 V		20							
10-11	Off-state output current,		V _{CC} = MAX,	Ĝat 2 V,	-0.4					- 0.4	mA	
OZL	low-level voltage applied		Vo = 0.4 V				0.4					
- <u> </u>	Input current at	A or B	Vcc = MAX,	V ₁ = 5.5 V			0.1	[0,1	mA	
1L	maximum input voltage	GAB or GBA		V ₁ = 7 V			0.1	Γ		0.1		
ин	High-level input current		V _{CC} = MAX,	VI = 2.7 V			20			20	μA	
ήL	Low-level input current		V _{CC} - MAX,	VI = 0.4 V	-		-0.4			-0.4	mA	
los	Short-circuit output curre	ent§	V _{CC} = MAX		_40		-225	-40		-225	mA	
				Outputs high	1	35	56		35	56		
l		'LS446		Outputs low		39	63		39	63]	
100	Total supply current	4	V _{CC} = MAX,	Outputs at Hi-Z		42	68		42	68	mA	
100		Supply current Output		Outputs high	1	42	68		42	68]	
		'LS449		Outputs low		47	75		47	75]	
		ļ	ļ	Outputs at Hi-Z		50	80		50	80		

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

* All typical values are at V_{CC} = 5 V. $T_A = 25$ °C.

___ _ .

⁵ Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.



SN54LS446, SN54LS449, SN74LS446, SN74LS449 QUADRUPLE BUS TRANSCEIVERS WITH INDIVIDUAL DIRECTION CONTROLS

		FROM	TO		'LS446				1		
		(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	түр	MAX	MIN	TYP	MAX	
	Propagation delay time,	А	В	C _L = 45 pF,		8	13		10	15	1
^t PLH	low-to-high-level output	В	A			8	13		10	15	ns
10LI	Propagation delay time,	A	8			7	12		11	17	
	high-to-low-level output	8	А			7	12		11	17	ns
		ĞВА	A			24	40		21	35	
ΨZL	Output enable time to low level	ĞΑΒ	В			24	40		21	35	ns 🛛
	······································	ĞВА	A	See Note 2		15	25		18	30	<u> </u>
ΦΖΗ	Output enable time to high level	ĜAB	B B			15	25		18	30	ns
		ĞВА	А			14	25		14	25	
tPLZ	Output disable time from low level	ĞΑΒ	В	С _L = 5 рF,		14	25		14	25	ns
		ĞΒΑ	A	$R_L = 667 \Omega$,		10	15	_	10	15	
τΡΗΖ	Output disable time from high level	ĞΑΒ	B	See Note 2		10	15		10	15	1 15

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

.- ′

...



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated