SN54LS445, SN74LS445 BCD-TO-DECIMAL DECODERS/DRIVERS

SDLS177 D2427, NOVEMBER 1977-REVISED MARCH 1988

FOR USE AS LAMP, RELAY, OR MOS DRIVERS

- Low-Voltage Version of SN54LS145/ SN74LS145
- Full Decoding of Input Logic
- SN74LS445 Has 80-mA Sink-Current Capability
- All Outputs Are Off for Invalid BCD
 Input Conditions
- Low Power Dissipation . . . 35 mW Typical

logic

FUNCTION TABLE

NO.		INP	UTS	i	OUTPUTS									
	D	С	8	A	0	1	2	3	4	5	6	7	8	9
Γo	L	L	L	L	L	н	н	н	Н	н	н	н	H	н
1	L	Ļ	Ļ	н	н	L	н	н	н	н	н	Н	н	н
2	L	L	н	L	н	н	L	н	н	н	Н	н	н	н
3	L	L	н	н	н	н	н	L	Н	н	н	н	н	н
4	L	н	L	L	н	H	н	_н_	L	н	н	H	н	н
5	L	н	L	Н	н	Н	н	н	Н	L	Н	н	Н	н
6	L	Н	н	L	н	н	H	н	н	н	L	н	н	Н
7	L	н	н	н	н	н	н	Н	н	н	н	L	н	н
8	н	L	L	L	н	н	Ħ	н	н	н	н	Н	L	н
9	н	L	L	н	н	н	н	н_	Н	Н	н	Н	н	L
	н	L	н	L	н	н	Н	н	н	н	Η	н	H	н
	н	L	н	н	н	н	н	н	н	н	н	н	н	н
INVALID	Н	н	L	L	н	н	н	н	н	н	н	н	н	н
	н	н	L	Н	н	н	н	Н	Н	н	н	Н	н	н
≤	н	н	н	L	н	н	н	н	н	н	н	н	н	н
	н	н	H	н	н	н	н	н	н	Н	н	н	н	н

H = high level (off), L = tow level (on)

description

These monolithic BCD-to-decimal decoder/drivers consist of eight inverters and ten four-input NAND gates. The inverters are connected in pairs to make BCD input data available for decoding by the NAND gates. Full decoding of valid BCD input logic ensures that all outputs remain off for all invalid binary input conditions. These decoders feature high-performance, n-p-n output transistors designed for use as indicator/ relay drivers or as open-collector logic-circuit drivers, Each of the output transistors will sink up to 80 milliamperes of current. Each input is one Series 54LS/ 74LS standard load. Inputs and outputs are entirely compatible for use with TTL logic circuits, and the outputs are compatible for interfacing with most MOS integrated circuits. Power dissipation is typically 35 milliwatts.

PRODUCTION DATA documents contain information current as of publication data. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does net necessarily include testing of all parameters.

SN54LS445 J PACKAGE SN74LS445 D OR N PACKAGE (TOP VIEW)											
0 1 2 2 3 3 4 4 5 5 6 6 7 GND 8	16 VCC 15 A 14 B 13 C 12 D 11 9 10 8 9 7										

SN54LS445 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection





SN54LS445, SN74LS445 **BCD-TO-DECIMAL DECODERS/DRIVERS**

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	
input voltage	
Operating free-air temperature range:	SN54LS445
	SN74LS445
Storage temperature range	

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

	SM	154LS4	45	SN74LS445]
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, VCC	4.5	5	5.5	4.75	5	5.25	V
Off-state output voltage, VO(off)			7	[7	V
Operating free-air temperature, TA	-55		125	0		70	С

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CON	S	N54LS4	45	SN74LS445				
	FARAMETER	TESTCON	MIN TYP‡		MAX	MIN	ΤΥΡÌ	MAX	UNIT	
VIH	High-level input voltage			2			2			V
VIL	Low-level input voltage			[0.7	<u> </u>	-	0.8	V
Vik	Input clamp voltage	V _{CC} = MIN,	II = -18 mA	1 —		-1.5			-1.5	V
lO(off)	Off-state output current	V _{CC} = MIN, V _{IL} = V _{IL} max,	V _{IH} = 2 V, V _{OH} = 7 V			250			250	μΑ
		VCC = MIN,	IOL = 12 mA		0.25	0.4		0.25	0.4	
V _{O(on)}	On-state output voltage	V _{IH} = 2 V,	IOL = 24 mA					0.35	0.5	v
		VIL - VIL max	I _{OL} - 80 mA					2.3	3]]
li –	Input current at maximum input voltage	V _{CC} = MAX,	V ₁ = 7 V			0.1		· · · · · · · · · · · · · · · · · · ·	0.1	mA
Чн	High-level input current	V _{CC} = MAX,	VI = 2.7 V			Z0			20	μA
1L	Low-level input current	V _{CC} = MAX,	VI = 0.4 V		· ···	-0.4			-0.4	mA
Icc	Supply current	V _{CC} = MAX,	See Note 2		7	13		7	13	mΑ

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. [‡]All typical values are at V_{CC} = 5 V, T_A = 25°C. NOTE 2: 1_{CC} is measured with all inputs grounded and outputs open.

switching characteristics, VCC = 5 V, TA = 25°C

	PARAMETER		TEST CONDITI	MIN	MAX	UNIT	
^t PLH	Propagation delay time, low-to-high-level output	C. 45E		See Note 3		50	ns
tphl	Propagation delay time, high-to-low-level output	CL - 45 pF,				50	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.

logic symbol[†]



schematic of inputs and outputs



and IEC Publication 617-12.

Pin numbers shown are for D, J, and N packages.

Texas INSTRUMENTS POST OFFICE BOX 655012 . DALLAS, TEXAS 75265



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated