





**SN54LS440 THRU SN54LS442, SN54LS444
SN74LS440 THRU SN74LS442, SN74LS444
QUADRUPLE TRIDIRECTIONAL BUS TRANSCEIVERS**


logic symbols†



† These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for DW, J, and N packages.

**SN54LS440 THRU SN74LS442, SN54LS444
SN74LS440 THRU SN74LS442, SN74LS444
QUADRUPLE TRIDIRECTIONAL BUS TRANSCEIVERS**

logic diagram (composite showing one of four transceivers from each type, positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)	7 V
Input voltage	7 V
Off-state output voltage	5.5 V
Operating free-air temperature range: SN54LS ⁺ SN74LS ⁺	-55°C to 125°C 0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

**SN54LS442, SN54LS444
SN74LS442, SN74LS444**
QUAD TRIDIRECTIONAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

recommended operating conditions

	SN54LS442 SN54LS444			SN74LS442 SN74LS444			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V_{CC} (see Note 1)	4.5	5	5.5	4.75	5	5.25	V
High-level output current, I_{OH}			-12			-15	mA
Low-level output current, I_{OL}			12			24	mA
Operating free-air temperature, T_A	-55		125	0		70	°C

NOTE 1: Voltage values are with respect to the network ground terminal.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS [†]	SN54LS [‡]			SN74LS [‡]			UNIT
		MIN	TYP [§]	MAX	MIN	TYP [§]	MAX	
V_{IH} High level input voltage		2		2				V
V_{IL} Low-level input voltage				0.5			0.6	V
V_{IK} Input clamp voltage	$V_{CC} = \text{MIN}$, $I_I = -18 \text{ mA}$			-1.5			-1.5	V
Hysteresis ($V_{T+} - V_{T-}$) A,B,C input	$V_{CC} = \text{MIN}$	0.1	0.4		0.2	0.4		V
V_{OH} High-level output voltage	$V_{CC} = \text{MIN}$, $V_{IH} = 2 \text{ V}$, $V_{IL} = V_{IL\text{max}}$	$I_{OH} = -3 \text{ mA}$	2.4	3.4	2.4	3.4		V
		$I_{OH} = \text{MAX}$	2		2			
V_{OL} Low-level output voltage	$V_{CC} = \text{MIN}$, $V_{IH} = 2 \text{ V}$, $V_{IL} = V_{IL\text{max}}$	$I_{OL} = 12 \text{ mA}$	0.25	0.4	0.25	0.4		V
		$I_{OL} = 24 \text{ mA}$				0.35	0.5	
I_{OZH} Off-state output current, high-level voltage applied	$V_{CC} = \text{MAX}$,	$V_O = 2.7 \text{ V}$		20		20		μA
I_{OZL} Off-state output current, low-level voltage applied	\bar{CS} at 2 V	$V_O = 0.4 \text{ V}$		-400		-400		
I_I Input current at maximum input voltage	A, B, C Others	$V_{CC} = \text{MAX}$	$V_I = 5.5 \text{ V}$ $V_I = 7 \text{ V}$		0.1 0.1		0.1 0.1	mA
I_{IH} High-level input current		$V_{CC} = \text{MAX}$, $V_I = 2.7 \text{ V}$		20		20		
I_{IL} Low-level input current		$V_{CC} = \text{MAX}$, $V_I = 0.4 \text{ V}$		-0.4		-0.4		mA
I_{OS} Short circuit output current [§]		$V_{CC} = \text{MAX}$		-40	-225	-40	-225	mA
I_{CC} Supply current	Outputs low Outputs at Hi-Z	$V_{CC} = \text{MAX}$, Outputs open		62 64	90 95	62 64	90 95	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$.

[§] Not more than one output should be shorted at a time, and duration of the short circuit should not exceed one second.


**SN54LS442, SN54LS444
SN74LS442, SN74LS444
QUAD TRIDIRECTIONAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS**

switching characteristics at $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$, see note 2

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	'LS442			'LS444			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
t_{PLH}	A	B	$C_L = 45\text{ pF}$, $R_L = 667\Omega$	10	14	14	9	14	14	ns
	A	C		10	14	14	9	14	14	
	B	A		10	14	14	9	14	14	
	B	C		10	14	14	10	14	14	
	C	A		10	14	14	9	14	14	
	C	B		10	14	14	10	14	14	
t_{PHL}	A	B	$C_L = 45\text{ pF}$, $R_L = 667\Omega$	13	20	20	7	13	13	ns
	A	C		13	20	20	7	13	13	
	B	A		13	20	20	7	13	13	
	B	C		13	20	20	13	20	20	
	C	A		13	20	20	7	13	13	
	C	B		13	20	20	13	20	20	
t_{PZL}	Any \bar{G}	A,B,C		22	33	33	22	33	33	ns
	S0,S1	A,B,C		28	42	42	28	42	42	
	\bar{CS}	A,B,C		23	36	36	23	36	36	
t_{PZH}	Output enable time to high level	\bar{G}, S, \bar{CS}	A,B,C	21	32	32	24	32	32	ns
t_{PLZ}	Output disable time from low level	\bar{G}, S, \bar{CS}	A,B,C	$C_L = 5\text{ pF}$, $R_L = 667\Omega$	14	35	14	25	25	ns
t_{PHZ}	Output disable time from high level	\bar{G}, S, \bar{CS}	A,B,C		14	25	14	25	25	ns

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

schematics of inputs and outputs



TEXAS
INSTRUMENTS

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.