SN54LS422, SN54LS423, SN74LS422, SN74LS423 RETRIGGERABLE MONOSTABLE MULTIVIBRATORS

SDLS175 D2536, JANUARY 1980 - REVISED MARCH 1988 SN54LS422 . . . J OR W PACKAGE

SN74LS422 . . . D OR N PACKAGE

- Will Not Trigger from Clear
- D-C Triggered from Active-High or Active-Low Gated Logic Inputs
- Retriggerable for Very Long Output Pulses, Up to 100% Duty Cycle
- Overriding Clear Teminates Output Pulse
- 'LS422 Has Internal Timing Resistor

description

The 'LS422 and 'LS423 are identical to 'LS122 and 'LS123 except they cannot be triggered via clear.

These d-c triggered multivibrators feature output-pulsewidth control by three methods. The basic pulse time is programmed by selection of external resistance and capacitance values (see typical application data). The 'LS422 contains an internal timing resistor that allows the circuits to be used with only an external capacitor, if so desired. Once triggered, the basic pulse width may be extended by retriggering the gated low-level-active (A) or high-level-active (B) inputs, or be reduced by use of the overriding clear. Figure 1 illustrates pulse control by retriggering and early clear.

The 'LS422 and 'LS423 have enough Schmitt hysteresis to ensure jitter-free triggering from the B input with transition rates as slow as 0.1 millivolt per nanosecond. The 'LS422 R_{int} is nominally 10 k ohms.

The SN54LS422 and SN54LS423 are characterized for operation over the full military temperature range of -55° C to 125°C. The SN74LS422 and SN74LS423 are characterized for operation from 0°C to 70°C.



1A 1 1B 2 1CLR 3 1Q 4 2Q 5 2Cext 6	16 VCC 15 1Rext/C 14 1Cext 13 10 12 20 11 2CLR	ext
2C _{ext} 6 2R _{ext} /C _{ext} 7 GND 8	11 2CLR 10 28 9 2A	

(TOP VIEW) (S	EE NOTES 1 THRU 4)
A1 🗗	U14 VCC
A2[2	13 Rext/Cext
B1∐3	12 🗖 NC
<u></u> 82[]4	11 Cext
CLR d 5	10 NC
⊡⊡∈	9 Rint
GND 🗖 7	2 <mark>1</mark> 8

SN54LS422 ... FK PACKAGE (TOP VIEW) (SEE NOTES 1 THRU 4)



SN54LS423 ... FK PACKAGE (TOP VIEW) (SEE NOTES 1 THRU 4)



NOTES: 1. An external timing capacitor may be connected between C_{ext} and R_{ext}/C_{ext} (positive).

2. To use the internal timing resistor of 'LS422, connect R_{int} to V_{CC} .

3. For improved pulse width accuracy and repeatability, connect an external resistor between R_{ext}/C_{ext} and V_{CC} with R_{int} open-circulted.

4. To obtain variable pulse widths, connect an external variable resistance between R_{int} or R_{ext}/C_{ext} and V_{CC} .

PRODUCTION DATA documents contain information current as of publication data. Products conform to specifications par the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655012 . DALLAS, TEXAS 75265

SN54LS422, SN54LS423, SN74LS422, SN74LS423 Retriggerable monostable multivibrators

description (continued)

.-

1	-UN		542 ON	2 TAE	3LE	LS423 FUNCTION TABLE						
INPUTS					OUTPUTS		INPUTS			OUTPUTS		
CLEAR	A١	A2	81	82	0	ā		CLEAR	A	ß	a	ã
L	×	×	×	×	L	н		L	x	×	L	н
×) H	н	x	×	LŤ	нt		×	н	x	LŤ	н†
x	I X	х	L	х	LŤ	HT		x	x	L	LT.	нт
x	×	×	х	Ł	L.	HT.		н	Â	+	n i	บ
н	L	х	1	н	Л	ប						
**	L	×	н	T	л	្ប		н	<u>.</u>	н	L'U	ਪੁ
H	x	Ł	:	н	л	ប						
t+	×	L	н	t	л	ប						
+4	ĺΗ.	Ŧ	н	н	л	ប						
н	4	ţ	н	н	л	ប						
н	۰÷	+4	н	н	л	ប						

† These lines of the functional tables assume that the indicated steady-state conditions at the A and B inputs have been set up long enough to complete any pulse started before the set up.



NOTE: Retrigger pulses starting before 0.22 C_{ext} (in picofrads) nanoseconds after the initial trigger pulse will be ignored and the output pulse will remain unchanged.

FIGURE 1-TYPICAL INPUT/OUTPUT PULSES



SN54LS422, SN54LS423, SN74LS422, SN74LS423 Retriggerable monostable multivibrators



[†] These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagrams (positive logic)



Rint is nominally 10 k ohms





Pin numbers shown are for D, J, N, and W packages.

schematics of inputs and outputs

_ ---- -- --

_. _..





SN54LS422, SN54LS423, SN74LS422, SN74LS423 RETRIGGERABLE MONOSTABLE MULTIVIBRATORS

recommended operating conditions

	SN54LS'						
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, VCC	4.5	5	5.5	4.75	5	5.25	v
High-level output current, IOH			-400			-400	μA
Low-level output current, IOL			4			8	mA
Pulse width, tw	40			40			ns
External timing resistance, Rext	5		180	5		260	kΩ
External capacitance, Cext	No	restrict	ion	No	restric	tion	
Wiring capacitance at Rext/Cext terminal			50			50	pF
Operating free-air temperature, TA	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMÉTÉR	TEST CONDITIONS			SN54LS'			SN74LS'			
	FARAMETER				MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIH	High-level input voltage				2	-		2			V
VIL	Low-level input voltage						0.7			0.8	<
VIK	Input clamp voltage	Vcc ≈ MIN,	lj =18 mA				-1.5			-1.5	V
∨он	High-level output voltage	V _{CC} = MIN, VIL = VILmax	V _{IH} = 2 V, I _{OH} = 400 µA		2,5	3.5		2.7	3.5		v
Vol	Low-level output voltage	V _{CC} = MIN, VIL = VILmax	V _{IH} = 2 V,	I _{OL} = 4 mA		0.25	0,4		0.25 0.35	0.4	V
۴ı.	Input current at maximum input voltage	V _{CC} = MAX,	V ₁ = 7 V				0.1			0.1	mΑ
Чн	High-level input current	V _{CC} = MAX,	VI = 2.7 V				20			20	μA
±1∟	Low-level input current	VCC = MAX,	V ₁ = 0.4 V		r		-0.4			-0.4	mA
10s	Short-circuit output current §	V _{CC} = MAX			-20		-100	-20		-100	mA
l cc	Supply current (quiescent or triggered)	V _{CC} ≠ MAX,	See Note 6	'LS422 'LS423		6 12	11 20		6 12	<u>11</u> 20	mΑ

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 ‡ All typical values are at V_{CC} = 5 V, T_A = 25 $^{\rm o}\text{C}.$

⁵ Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

NOTES: 5. To measure V_{OH} at Q, V_{OL} at Q, or I_{OS} at Q, ground R_{ext}/C_{ext}, apply 2 V to B and clear, and pulse A from 2 V to 0 V.
6. With all outputs open and 4.5 V applied to all data and clear inputs, I_{CC} is measured after a momentary ground, then 4.5 V, is applied to clock.

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$, see note 7

PARAMETER	FROM (INPUT)	ТО (ОUТРUТ)	TEST CON	MIN	TYP	MAX	UNIT	
	Α					23	33	
TPLH	8	-				23	44	ns
	A	~ ~		D - 510		32	45	
TPHL -	В	-1 °	$C_{ext} = 0,$	R _{ext} = 5 kΩ, R ₁ = 2 kΩ		34	56	ns -
1PHL	Clear	Q	C _L = 15 pF,			20	27	
^t PLH	Clear	<u> </u>				28	45	ns
twQ (min)	AorB	<u> </u>				116	200	ns
Dw [†]	A or B	٩	C _{ext} = 1000 pF, C _L = 15 pF,	$R_{ext} = 10 k\Omega,$ $R_L = 2 k\Omega$	4	4.5	5	μs

 $\P_{t_{WQ}} =$ width of pulse output Q.

NOTE 7: Load circuits and voltage waveforms are shown in Section 1.

TEXAS INSTRUMENTS POST OFFICE BOX 655012 - DALLAS, TEXAS 75265

TYPICAL APPLICATION DATA FOR 'LS422, 'LS423[†]

The basic output pulse width is essentially determined by the values of external capacitance and timing resistance. For pulse widths when $C_{ext} \leq 1000 \text{ pF}$, use Figure 3. For C_{ext} between 0.1 nF and 1 μ F, the pulse width may be defined as:

t_w ≈ K•RT•Cext

with K obtained from Figure 4.

When $C_{ext} \ge 1 \mu F$, the output pulse width is defined as:

 $t_W \approx 0.33 \cdot R_T \cdot C_{ext}$

Where

 R_T is in kilohms (internal or external timing resistance) $C_{ext} \text{ is in } pF$ $t_w \text{ is in nanoseconds}$

For maximum noise immunity, system ground should be applied to the C_{ext} node, even though the C_{ext} node is already tied to the ground lead internally. Due to the timing scheme used by the 'LS422 and 'LS423, a switching diode is not required to prevent reverse biasing when using electrolytic capacitors.

10 L 1



TIMING COMPONENT CONNECTIONS FIGURE 2





10

Cext-External Timing Capacitance-pF

[†] This value of resistance exceeds the maximum recommended for use over the full temperature range of the SN54LS circuits.

100

1000

FIGURE 3



SN54LS422, SN54LS423, SN74LS422, SN74LS423 RETRIGGERABLE MONOSTABLE MULTIVIBRATORS



TYPICAL APPLICATION DATA FOR 'LS422, 'LS423 †

NOTE 8: For the LS422, the internal timing resistor, R_{int} was used. For the LS422/423, an external timing resistor was used for R_T. † Data for temperatures below 0°C and above 70°C and for supply voltages below 4.75 V and above 5.25 V are applicable for \$N54LS422 and \$N54LS423 only.



- . .

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated