SN54LS396, SN74LS396 OCTAL STORAGE REGISTERS

Vcc

204

13 104

SDLS173 D2329, MARCH 1977 - REVISED MARCH 1988

∪16∏

15

ΠĒ

14

SN54LS396 . . . J OR W PACKAGE

SN74LS396 . . . D OR N PACKAGE

(TOP VIEW)

 Π_1

Π2

201

101

D1 🛛 3

202 [4

- Parallel Access
- Typical Propagation Delay Time . . . 20 ns
- Typical Power Dissipation . . . 120 mW
 - Applications: N-Bit Storage Files Hex/BCD Serial-To-Parallel Converters

description

These octal registers are organized as two 4-bit bytes of storage. Upon application of a positive-going clock signal, the information stored in byte 1 is transferred into byte 2 as a new 4-bit byte is loaded into the byte 1 location via the four data lines. The full 8-bit word is available at the outputs after two clock cycles. Both the clock and the strobe lines are fully buffered.

logic symbol[†]



102 Π D4 12 D2 6 11 203 CLK 10 103 ∏8 GND эΠ D3 SN54LS396 ... FK PACKAGE (TOP VIEW) 19 D1 Π4 18 [<u>ا</u> ا 17 [



NC - No internal connection

[†]This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, N, and W packages.

FUNCTION TABLE

INPUTS						í	OUTPUTS									
STROBE	CLOCK		DATA				BYI	re 1		BYTE 2						
G	LLUCK	D1	D2	D3	04	101	102	103	104	201	202 203	203	204			
н	Х	Х	Х	Х	Х	L	L	L	L	L	L	L	L			
L	Ť	а	ь	c	d	a	ь	C	d	101 _n	102 _n	103 _n	104 _n			

H -- high level (steady state), L = low level (steady state), X = irrelevant (any input, including transitions)

I = transition from low to high level

 101_n , 102_n , 103_n , $104_n =$ the level of 101, 102, 103, and 104, respectively, before the most recent $^{\circ}$ transition of the clock.



SN54LS396, SN74LS396 OCTAL STORAGE REGISTERS



schematics of inputs and outputs



Pin numbers shown are for D, J, N, and W packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)											7 V
Input voltage											7 V
Operating free-air temperature range: SN54LS396		•			-						-55°C to 125°C
SN74LS396											\cdot 0°C to 70°C
Storage temperature range											-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

	S	SN54LS396			SN74LS396			
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Supply voltage, V _{CC}	4.5	5	5.5	4.75	5	5.25	V	
High-level output current, IOH		· · · · · ·	-400			-400	μA	
Low-level output current, IOL			4			8	mА	
Clock frequency, fclock	0		30	0		30	MHz	
Width of clock pulse, t _w	20			20			ns	
Setup time, t _{su}	20			20			ns	
Hold time, th	5	·····		5			ns	
Operating free-air temperature, TA	-55		125	0		70	°C	

TEXAS TEXAS INSTRUMENTS

.

			7567.00	S	N54LS3	96	S				
	PARAMETER		TEST CO	NDITIONS	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
ViH	High-level input voltage				2			2			V
VIL	Low-level input voltage						0.7			0.8	V
VIK	Input clamp voitage		$V_{CC} = MIN,$	l₁ = −18 mA			-1.5			-1.5	V
∨он	High-level output voltage		V _{CC} = MIN, V _{IL} = MAX,	V _{IH} = 2 V, I _{OH} = - 4 00 µA	2.5	3.4		2.7	3.4		v
VOI Low-level output volta			V _{CC} = MIN, V _{IH} = 2 V,	IOL = 4 mA		0.25	0.4		0.25	0.4	v
Vol			VIH 2 V, VIL - MAX	IOL = 8 mA					0.35	0.5	
1.	Input current at	Clock input	Vcc = MAX,	$M_{\rm c} = 7 M_{\rm c}$			0.2			0.2	mA
1	maximum input voltage	Other inputs	VCC - WAA,	v = / v			0.1			0.1	
	High-level	Clock input		V 97V			40			40	μA
ЧΗ	input current	Other inputs	VCC=MAX,	v = 2.7 v	-		20			20	~ ^
	Law-level	Clock input)/MAX				-0.8			-0.8	mΑ
ΊL	input current	Other inputs	V _{CC} = MAX,	vi - 0.4 v			-0.4			-0.4	
los	Short-circuit output curre	nt§	V _{CC} - MAX		-20		-100	-20		-100	mA
lcc	Supply current		V _{CC} = MAX,	See Note 2		24	40		24	40	mA

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡]All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

 $rac{8}{3}$ Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

NOTE 2: I_{CC} is measured with 4.5 V applied to all inputs and all outputs open.

switching characteristics, VCC = 5 V, TA = 25° C

	PARAMETER	TEST CONDITIONS	MIN	түр	MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output from clock	C. = 15 = 5		20	30	ns
^t PHL	Propagation delay time, high-to-low-level output from clock	$C_{L} = 15 \rho F,$		20	30	05
^t PLH	Propagation delay time, low-to-high-level output from strobe	$= R_{L} = 2 k\Omega,$ See Note 3		20	30	
PHL	Propagation delay time, high-to-low-level output from strobe	See Note 3		20	30	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated