- Three-State, 4 Bit, Cascadable, Parallel-In, Parallel-Out Registers
- 'LS395A Offers Three Times the Sink-Current Capability of 'LS395
- Low Power Dissipation . . . 75 mW Typical (Enabled)
- Applications: N-Bit Serial-To-Parallel Converter N-Bit Parallel-To-Serial Converter N-Bit Storage Register

description

These 4-bit registers feature parallel inputs, parallel outputs, and clock (CLK), serial (SER), load shift (LD/ \overline{SH}), output control (\overline{OC}) and direct overriding clear (\overline{CLR}) inputs.

Shifting is accomplished when the load/shift control is low. Parallel loading is accomplished by applying the four bits of data and taking the load/shift control input high. The data is loaded into the associated flip-flops and appears at the outputs after the high-to-low transition of the clock input. During parallel loading, the entry of serial data is inhibited.

When the output control is low, the normal logic levels of the four outputs are available for driving the loads or bus lines. The outputs are disabled independently from the level of the clock by a high logic level at the output control input. The outputs then present a high impedance and neither load nor drive the bus line; however, sequential operation of the registers is not affected. During the high-impedance mode, the output at $\Omega p'$ is still available for cascading.

logic symbol[†]



[†]This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, N, and W packages.

PRODUCTION DATA documents contain information current as of publication date. Products conform to spacifications par the terms of Taxas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



001 0470		
SDLS172	OCTOBER 1976 - REVISED MARCH 1	988

SN54LS395A . . . J OR W PACKAGE SN74LS395A . . . D OR N PACKAGE



SN54LS395A . . . FK PACKAGE (TOP VIEW)



NC - No internal connection



Pin numbers shown are for D, J, N, and W packages.

schematics of inputs and outputs





FUNCTION TABLE

		INPUTS						3-51	ATE	CASCADE		
CLR	LD/SH	CLK	SER	PARALLEL			-	-	-	OUTPUT		
ULR	LUISH	LLK	SER	A	8	С	D	٥A	σB	αc	٥D	QD'
L	×	×	×	X	х	х	х	L	L	Ļ	L	L
н	н	[н]	х	X	х	х	х	QA0	0 _{B0}	Q_{CO}	Q _{D0}	0 _{D0}
ні	н	1	х			c		а	ь	с	d	d
н	L	н	х	X	х	х	х	QA0	080	a _{co}	a _{D0}	OD0
н	L	Ļ	н			х			Q _{An}			a _{Cn}
н [L	. I	L	X	х	х	\mathbf{X}	L	a _{An}			a _{Cn}
	When the output control is high, the 3-state outputs are disabled to the high-impedance state; sowever, sequential operation of the registers and the output at Ω_D' are not affected.											

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)				 	7V
Input voltage					
Operating free-air temperature range	: SN54LS395A			 	5°C to 125°C
Storage temperature range		• •	• • •	 	5°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

		SN54LS395A			SN74LS395A			
		MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, VCC		4.5	5	5.5	4.75	5	5.25	v
High-level output current, IOH	Q _A , Q _B , Q _C , Q _D			-1			-2.6	mA
	0 _D .			-400			-400	μA
Low-level output current, IOL	QA. QB, QC, QD			12			24	mA
	QD,			4			8	mA
Clock frequency, fclock		0		30	0		30	MHz
Width of clock pulse, tw(clock)		16			16			ns
Setup time, high loval or love lovel data. t	LD/SH	40			40	-		
Setup time, high-level or low-level data, t _{su}	All other inputs	20			20			ns
Hold time, high-level or low-level data, th		10			10			ns
Operating free-air temperature, TA		-55		125	0		70	°c



		750	TEST CONDITIONS [†]			SN54LS395A			SN74LS395A			
	PARAMETER	165				TYP‡	MAX	MIN	TYP‡	MAX		
Чн	High-level input voltage				2			2			V	
VIL	Low-level input voltage						0.7			0,8	V	
VIK	Input clamp voltage	V _{CC} = MIN,	lj = -18 mA				-1.5			-1.5	V	
∨он	High-level output voltage	Vcc = MIN,	VIH = 2 V,	Q _A , Q _B , Q _C , Q _D	2.4	3.4		2.4	3.1		v	
		VIL≂VIL max,	IOH = MAX	0 ₀ ′	2.5	3.4		2.7	3.4		V	
	Low-level ou tput voltage	V _{CC} = MIN,	Q _A , Q _B ,	10L = 12 mA		0.25	0.4		0.25	0.4	v	
VOL		V _{CC} = WIN, V _{IL} = V _{IL} max, V _{IH} = 2 V	a _c , a _D	I _{OL} = 24 mA					0.35	0.5		
			0 _{D'}	IOL = 4 mA		0.25	0.4		0.25	0.4		
				10L = 8 mA					0.35	0.5		
1	Off-state output current,	V _{CC} = MAX,	VIH = 2 V,	Q _A , Q _B ,			20			20	μА	
^I OZH	high-level voltage applied	Vo=2.7 V		a _c , a _D								
IOZL	Off-state output current,	V _{CC} = MAX,	V _{IH} = 2 V,	Q _A , Q _B ,			-20			-20	μA	
10ZL	low-level voltage applied	Vo = 0.4 V		0 _C , 0 _D								
II.	Input current at maximum input voltage	V _{CC} = MAX,	V† = 7 V				0.1			0.1	mΑ	
ĥΗ	High-level input current	V _{CC} = MAX,	VI = 2.7 V				20			20	μA	
η ι	Low-level input current	V _{CC} = MAX,	VI = 0.4 V				-0.4			-0.4	mA	
IOS	Short-circuit output current§	V _{CC} ≈ MAX		Q _A , Q _B , Q _C , Q _D	-30		-130	-30		-130	mA	
				QD'	-20		-100	-20		-100	mA	
	Sumah august		See Note 2	Condition A		22	34		22	34		
1CC	Supply current	VCC = MAX, See Note 2		Condition B	r . –	21	31		21	31	mA	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡]All typical values are at V_{CC} = 5 V, T_A = 25°C.

§ Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 2: ICC is measured with the outputs open, the serial input and mode control at 4.5 V, and the data inputs grounded under the following conditions:

A. Output control at 4.5 V and a momentary 3 V, then ground, applied to clock input.

B. Output control and clock input grounded.

switching characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER	TEST CONDITIONS	MIN	түр	MAX	UNIT
f _{max}	Maximum clock frequency	See Note 3.	30	45		MHz
tPHL	Propagation delay time, high-to-low-level output from clear	\Box_A, Q_B, Q_C, Q_D outputs:		22	35	ns
tPLH	Propagation delay time, low-to-high-level output	$- R_{L} = 667 \Omega, C_{L} = 45 pF$ - Q_{D}' output:		15	30	ns
^t PHL	Propagation delay time, high-to-low-level output			20	30	ns
†PZH	Output enable time to high level			15	25	ns
tPZL	Output enable time to low level			17	25	nŝ
^t PHZ	Output disable time from high level	С _L = 5 рF,		11	17	ns
^t PLZ	Output disable time from low level	See Note 3		12	20	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated