SN54LS385, SN74LS385 QUADRUPLE SERIAL ADDERS/SUBTRACTORS

SN54LS385 ... J PACKAGE

SDLS170 D2412, NOVEMBER 1977 - REVISED MARCH 1988

- Four Synchronous Elements in a Single 20-Pin Package
- Buffered Clock and Direct Clear Inputs
- Independent Two's-Complement Addition/Subtraction

description

The 'LS385 is a general purpose adder/subtractor and is particularly useful as a companion part to the SN54LS384/SN74LS384 serial/parallel two's-complement multiplier. The 'LS385 contains four independent adder/subtractor elements with common clock and clear.

Each of the four independent sum (Σ) outputs reflects its respective A and B input as controlled by the S/\overline{A} control. When S/\overline{A} is high the Σ function is A minus B. When S/\overline{A} is low the Σ function is A plus B.

When low, the clear input asynchronously resets the sum flip-flop low and the carry flip-flop either high in the subtract mode or low in the add mode. The clock is positive-edge triggered and controls the sum and carry flip-flops according to the function table.

SN74LS385 DW OR N PACKAGE (TOP VIEW)									
CLK [1Σ] 1S/A [1B [1A []	1 U 2 3 4 5	20 19 18 18 17 16	VCC 4Σ 4S/Ā 4B 4A						
2Α [2B [2S/Α [2Σ [GND [6 7 8 9 10	15 14 13 12 11	3A 3B 3S/A 3Σ CLR						



SELECTED		IN	PUT	S		DATA IN CAR	Σουτρυτ			
FUNCTION	CLR	s/Ā	A	B	CLK	BEFORE 1	BEFORE 1 AFTER 1			
Clear	L	L	x	х	x	L	L	L		
Crear	L	_н	×	X	х	н	н	L		
	н	L	L	L	†	L	Ł	L		
	н	L	L	L	t	н	L L	н		
	н	L	L	н	Ť) L	1 L	н		
Add	н	L	L	н	Ť	н	н	L		
Aud	н	L	н	L	1	L	L	н		
	н	L	н	L	t t	н	н	L		
	н	L	н	н	t	L	н	L		
	н	_ L :	н	н	t	н	н	н		
	н	Н	L	Ł	ŧ	Ŀ	L	н		
	н	н	L.	Ļ	ŧ	н	H H	L		
	н	н	L.	н	t	L	L.	L		
Subtract	н	н	L .	н	†) н	L	н		
SUBLIACT	н	н	н	L	t	L	н	L		
	н	н	н	L	t	н	н	н		
	н	н	н	н	Ť	L	L	н		
	н	н	н	н	†	н	н	L		

H = high level, L = low level, X = irrelevant,

† = transition from low to high level at the clock input

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications par the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.



FUNCTION TABLE

SN54LS385, SN74LS385 QUADRUPLE SERIAL ADDERS/SUBTRACTORS



logic symbol[†]



[†]This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.



logic diagram (each adder/subtractor, positive logic)

Pin numbers shown are for DW, J, or N packages.



SN54LS385, SN74LS385 QUADRUPLE SERIAL ADDERS/SUBTRACTORS

recommended operating conditions

	S	SN54LS385			SN74LS385		
	MIN	NOM	MAX	MIN	NOM	мах	
Supply voltage, V _{CC} (see Note 1)	4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH			-400			-400	μA
Low-level output current, IOL			4			8	mA
Clock frequency, fclock	0		30	0	-	30	MHz
Width of clock pulse, tw	16			16			ns
Setup time, t _{su}	10			10			ns
Hold time, th	3			3			ns
Operating free-air temperature, TA	-55		125	0		70	°C

NOTE 1: Voltage values are with respect to network ground terminal.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS [†]			SN54LS385			S	UNIT		
					MIN	TYP‡	MAX	MIN	TYPŦ	MAX	
ViH	High-level input voltage				2			2			V
ML	Low-level input voltage						0.7			0.8	V
Viκ	Input clamp voltage	V _{CC} ≖ MIN,	lj = −18 mA				-1.5			-1.5	V
∨он	High-level output voltage	V _{CC} = MIN, V _{IL} = V _{IL} max,	V _{IH} = 2 V, I _{OH} = -400 μA		2.5	3.5		2.7	3.5		v
	VCC = MIN,	ViH = 2 V,	IOL = 4 mA		0.25	0.4	_	0.25	0.4	l v	
VOL	Low-level output voltage	VIL = VILmax		1 _{0L} = 8 mA					0.35	0,5	1 *
11	Input current at maximum input voltage	V _{CC} = MAX,	V _I = 7 V				0.1			0.1	mA
Чн	High-level input current	VCC = MAX,	V ₁ = 2.7 V				20			20	μA
41	Low-level input current	V _{CC} = MAX,	V ₁ = 0.4 V				-0.4			-0.4	mA
los	Short-circuit output current§	VCC = MAX			-20		100	-20		-100	mA
lcc	Supply current	VCC = MAX,	See Note 2			48	75		48	75	mA

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. [‡]All typical values are at V_{CC} = 5 V, T_A = 25°C.

§Not more than one output should be shorted at a time.

۰.

NOTE 2: I_{CC} is measured with all inputs grounded and all outputs open,

switching characteristics, VCC = 5 V, TA = 25° C

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
fmax				30	40		MHz
የ ₽ ĹΗ	Clock	2	ີ C _L ≈ 15 pF, R _L ≈ 2 kΩ	· [14	22	
трнг			See Note 3		18	27	ns
^t PHL	Clear	Σ]		18	30	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated