- Two's-Complement Multiplication
- Magnitude Only Multiplication
- Cascadable for Any Number of Bits
- 8-Bit Parallel Multiplicand Data Input
- Serial Multiplier Data Input
- Serial Data Output for Multiplication
 Product
- 40 MHz Typical Maximum Clock Frequency

description

The 'LS384 is an 8-bit by 1-bit sequential logic element that performs digital multiplication of two numbers represented in two's-complement form to produce a two's-complement product without external correction by using Booth's algorithm internally. The device accepts an 8-bit multiplicand (X input) and stores this data in eight internal latches. These X latches are controlled via the clear input. When the clear input is low, all internal flip-flops are cleared and the X latches are opened to accept new multiplicand data. When the clear input is high, the latches are closed and are insensitive to X input changes.

The multiplier word data is passed by the Y input in a serial bit stream, least significant bit first. The product is clocked out the PROD output, least significant bit first.

SDLS169	D2419, JANUARY 1981 -	- REVISED MARCH 1988
---------	-----------------------	----------------------

SN74LS384 N PACKAG	E
(TOP VIEW)	-
CLR 1 16 VCC X3 2 15 Y X2 3 14 X4 X1 4 13 X5 X0 5 12 X6 PROD 6 11 X7 CLK 7 10 K GND 8 9 MODE	





NC - No internal connection

The multiplication of an m-bit multiplicand by an n-bit multiplier results in an (m + n)-bit product. The 'LS384 must be clocked for m + n clock cycles to produce this two's complement product. The n-bit multiplier (Y-input) sign bit data must be extended for the remaining m bits to complete the multiplication cycle.

The device also contains a K input so that devices can be cascaded for longer length X words. The PROD output of one device is connected to the K input of the succeeding device when cascading. The mode input is used to indicate which device contains the most significant bit. The mode input is wired high or low depending on the position of the 8-bit slice in the total X word length. The device with the most significant bit is wired low and all lower order bit packages are wired high.

The SN54LS384 will be characterized for operation over the full military temperature range from -55° C to 125° C. The SN74LS384 will be characterized for operation from 0°C to 70°C.

PRODUCTION DATA documents contain information current as of publication data. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



					FUNCT	ION TABLE
INPUTS INTERNAL OUTPUT		OUTPUT	FUNCTION			
CLR	CLK	Xi _	Y	¥−1	PROD	FUNCTION
Ļ	X	Data	х	L	L.	Load new multiplicand and clear internal sum and carry register
H	t	х	L	L	Output	Shift sum register
н	1	х	L	н	per	Add multiplicand to sum register and shift
н	t	х	н	Ĺ	Booth's	Subtract multiplicand from sum register and shift
н	t	X	н	н	algorithm	Shift sum register

H = high-level, L = low-level, X = irrevelant, \uparrow = low-to-high-level transition

schematics of inputs and outputs





[†]This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)		 	7 V
Input voltage (see Note 2)		 	5.5 V
Operating free-air temperature range:	SN54 LS384	 	~55°C to 125°C
	SN74LS384	 	0°C to 70°C
Storage temperature range		 	65°C to 150°C

NOTES: 1. Voltage values are with respect to network ground terminal.

2. Input voltages must be zero or positive with respect to network ground terminal.



recommended operating conditions

		SN54LS384		SN74LS384				
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}		4.5	5	6.5	4.75	5	5,25	٧
High-level output current, IOH			· · ·	-400		-	-400	μA
Low-level output current, IOL	······································			4			8	mА
Clock frequency, fclock		0	-	25	0		25	MHz
	Y before Clock t	45			38			
Setup time, t _{su}	K before Clock 1	30			24			ns
	X before Clear 1	23			19			
Clear inactive-state set up time before	Clock 1	30			20			
	Y after Clock 1	0			0			
Hold time, t _h	K after Clock †	0			0			ns
	X after Clear 1	2			2			
· · · · · · · · · · · · · · · · · · ·	Clock high	20			20			
Pulse width, t _w	Clock tow	20			20			ns
	Clear low	38		-	33			
Operating free-air temperature, TA		65		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		TEST CONDITIONS [†]		SN54LS384			SN74LS384					
PARAMETER TEST CONDITIONS ^T				2.	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT	
ViH	High-level input	voltage				2			2			V
VIL	Low-level input	voltage						0.7			0.8	v
VIK	Input clamp vol	tage	VCC = MIN,	= -18 mA				-1.5			-1.5	v
VOH High-level output voltage		V _{CC} ~ MIN, VIL = VIL max,	••••	μΑ	2.5	3.4		2.7	3.4		v	
······································			V _{CC} * MIN,	ViH * 2 V,	$I_{OL} = 4 \text{ mA}$		0.25	0.4		0.25	0.4	
VOL	Low-level output	it voltage	VIL = VIL max		IOL = 8 mA					0.35	0.5	v
Ιį	Input current at input voltage	maximum	V _{CC} = MAX,	V _I = 5.5 V	•			1			1	mA
		X, Mode	· · · · · · · · · · · · · · · · · · ·					20			20	_
	High-leval K, Clear input current Clock Y	K, Clear	V _{CC} = MAX,	V _I = 2.7 V				30			30	
ЧН		Clock					····	40			40	μA
		l					80			80		
	Low-level K, Clear input current Clock						-0.48			-0.48		
		K, Clear	VCC = MAX, VI = 0.4 V					_1 .2			1.2	_^
ηΓ		Clock		vi - 0.4 v				-1.6			~1.6	mА
		Y						-3.2			-3.2	
los	Short-circuit ou	tput current §	V _{CC} = MAX			-20		-100	20		-100	_mA
1 _{CC}	Supply current		Vcc = MAX,	See Note 3			91	132		91	132	mA

[†]For conditions shown at MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡]All typical values are at V_{CC} = 5 V, T_A = 25°C.

 \S Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 3: $I_{\mbox{CC}}$ is measured with the clear input grounded and all other inputs and outputs open.

switching characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
fmax	Maximum clock frequency		25	40		MHz
tPLH_	Propagation delay time, low-to-high-level output from clock	CL = 15 pF,		15	23	ns
tPHL	Propagation delay time, high-to-low-level output from clock	$R_{L} = 2 k\Omega$,		15	23	ns
TPHL	Propagation delay time, high-to-low-level output from clear	See Note 4		17	25	п\$

NOTE 4: Load circuits and voltage waveforms are shown in Section 1.





TYPICAL APPLICATION DATA

FIGURE 1-BASIC 24-BIT SERIAL/PARALLEL CONNECTION





FIGURE 2–8-BIT BY 8-BIT MULTIPLIER, BUS ORGANIZED, WITH 8-BIT TRUNCATED PRODUCT

> TEXAS INSTRUMENTS POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated