SN54LS352, SN74LS352 DUAL 4-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS

SDLS162

- Inverting Versions of SN54LS153, SN74LS153
- Schottky-Diode-Clamped Transistors
- Permits Multiplexing from N lines to 1 line
- Performs Parallel-to-Serial Conversion
- Typical Average Propagation Delay Times: Data Input to Output . . . 15 ns Strobe Input to Output . . . 19 ns Select Input to Output . . . 22 ns
- Fully Compatible with most TTL Circuits
- Low Power Dissipation . . . 31 mW Typical (Enabled)

description

Each of these Schottky-clamped data selectors/multiplexers contains inverters and drivers to supply fully complementary, on-chip, binary decoding data selection to the AND-OR-invert gates. Separate strobe inputs are provided for each of the two four-line sections.

FUNCTION	TABLE
----------	-------

	SELECT INPUTS			INPUT	STROBE	ουτρυτ	
8	A	CO	C1	C2 C3		G	Y
X	×	X	х	х	x	н	н
L	L	L	х	x	x	L	н
L	L	н	x	х	x	L	L
L	н	X	L	х	х	L	н
L	н	×	н	x	×	L	L
н	L.	x	x	L	х	L	н
н	L	×	×	H	×	ι	Ľ
н	н	×	х	x	L	ι	н
[_н	н	x	x	x	н	[ι	_ι

Select inputs A and B are common to both sections. H \approx high level, L \neq low level, X \Rightarrow irrelevant OCTOBER 1976 - REVISED MARCH 1988

SN54LS352 J OR W PACKAGE SN74LS352 D OR N PACKAGE
(TOP VIEW)

1Ğ[1	U_{16}	Dv <u>c</u> c
6	2	15]2G
1C3 🗋	3	14	
1C2	4	13]2C3
101	5	12	202
1C0 [6	11	201
11	7	10	200
GND	8	9	2Y

SN54LS352 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

logic symbol[†]



¹This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, N, and W packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)												-	. 7 V
Input voltage													
Operating free-air temperature range: SN54LS352										-55	°C 1	to 1	25°C
SN74LS352							-	-			0°C	to;	70°C
Storage temperature range								_		-65	i° Ch	to '	50°C

NOTE 1: Voltage values are with respect to network ground terminal.

PRODUCTION DATA decoments contain information current as of publication date. Products conform to specifications per the tarms of Texas Instruments standard warrenty. Production precessing does not necessarily include texting of all parameters.



SN54LS352, SN74LS352 DUAL 4-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS

logic diagram (positive logic)

,



Pin numbers shown are for D, J, N, and W packages.

schematics of inputs and outputs





SN54LS352, SN74LS352 DUAL 4-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS

recommended operating conditions

		SI	N54L\$3	52	S			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	- 4.5	5	5.5	4.75	5	5.25	V
ViH	High-level input voltage	. 2			2			V
VIL	Low-level input voltage			0.7			0.8	-0-
юн	High-level output current			- 0.4			- 0.4	mA
IOL	Low-level output current			4			8	mA
TA	Operating free-air temperature	- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS [†]	S	N54LS35	52	S				
r AnAmici Ch	TEST CONDITIONS.	MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	UNIT	
VIK	V _{CC} = MIN, I _I = - 18 mA			- 1.5			- 1.5	V	
∨он	$V_{CC} = MIN$, $V_{IH} = 2V$, $V_{IL} = MA$ $I_{OH} = -0.4 \text{ mA}$	X, 2.5	3,4		2.7	3.4		v	
V _{OL}		= 4 m A	0.25	0,4		0.25	0.4	v	
	VIL = MAX	= 8 m A			Į	0.35	0.5	1	
4	V _{CC} = MAX, V _I = 7 V			0.1			0.1	mA	
lн	V _{CC} = MAX, V _I = 2.7 V			20			20	μA	
	V _{CC} = MAX, V ₁ = 0.4 V			- 0.2			- 0.2	mA	
All other				- 0.4			- 0.4		
OS§	V _{CC} = MAX	- 20.	,	- 100	- 20		- 100	mA	
ICCL	V _{CC} = MAX, See Note 2	· · · /	6.2	10	t	6.2	10	mA	

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

- .

 1 All typical values are at V_{CC} = 5 V, T_A = 25 °C.

§ Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 2: $I_{\ensuremath{\text{CCL}}}$ is measured with the outputs open and all inputs grounded.

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST COM		MIN TY	MAX	UNIT
TPLH	Data	Y			1;	3 20	ns
^t PHL	Data	Y			17	26	ns
tPLH	A or B	Ý	R _L = 2 kΩ,	C _L ≈ 15 pF,	19	29	ns
(PHL	A or B	Y	See Note 3		25	5 38	กร
^t PLH	G	Ý			16	5 24	ns
^t PHL	Ğ	Y			2	32	ns

\$ tp[H - propagation delay time, low-to-high-level output

tpHL = propagation delay time, high-to-low-level output

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated