SN54LS322A, SN74LS322A 8-BIT SHIFT REGISTERS WITH SIGN EXTEND

SDLS159

- Multiplexed Inputs/Outputs Provide Improved Bit Density
- 3-State Outputs Drive Bus Lines Directly
- Sign Extend Function
- Direct Overriding Clear

description

These low-power Schottky eight-bit shift registers feature multiplexed input/output data ports to achieve full eight-bit data handling in a single 20-pin package. Serial data may be entered into the shift-right register through either the D0 or the D1 input as selected by the data select input. A serial output $(Q_{H'})$ is also provided to facilitate expansion. Synchronous parallel loading is accomplished by taking both the register enable and the S/P inputs low. This places the three-state input/output ports in the data input mode. Data are entered on the low-to-high transition of the clock. The data extend function repeats the sign in the QA flip-flop during shifting. A direct overriding clear input clears the internal registers when taken low whether the outputs are enabled or off. The output enable does not interfere with synchronous operation of the register.

D2411, OCTOBER 1977 - REVISED MARCH 1988

SN54LS322A J OR W PACKAGE SN74LS322A DW OR N PACKAGE
(TOP VIEW)

G	Ц'	O^{20}	∐ vcc
S/P	2	19	DS
D 0	3	18	SE SE
A/QA	4	17	001
c/ac	[]5	16] в∕о _В
E/QE	6	15	0/0 D
G/QG	7	14	F/QF
	_ 8	13	H/QH
CLR	9	12	D OH'
GND	10	11] СГК

SN54LS322A . . . FK PACKAGE (TOP VIEW)



ı.

FUNCTION TABLE

				INPUTS								
OPERATION	CLR	REGISTER ENABLE G	S/P	SIGN EXTEND SE	DATA SELECT DS	OUTPUT ENABLE OE	CLK	A/Q _A	8/Q ₈	c/Q _C .	н/о _н	OUTPUT ^Q H [′]
Clear	Ŀ	н	x	x	X	L	х	L	L	L	L	L
Clear	L	x	н	х	х	L	x	L .	L	L	L	L
Hold	н	н	X	x	x	Ĺ	X	Q _{A0}	0 ₈₀	aco	Q _{НО}	QH0
Shift Right	H	L	н	Н	L	L.	t	DO	QAn	QBn	QGn	QGn
Santinght	H	L	н	н	н	L	t	D1	QAn	QBn	QGn	QGn
Sign Extend	н	Ļ	н	L	x	L	t	QAI	QAn	a _{Bn}	Q _{Gn}	Q _{Gn}
Load	т	L	L.	х	х	x	t	a	ь	с	h	h

When the output enable is high, the eight input/output terminals are disabled to the high-impedance state; however, sequential operation or clearing of the register is not affected. If both the register enable input and the S/P input are low while the clear input is low, the register is cleared while the eight input/output terminals are disabled to the high-impedance state.

H = high level (steady state)

L = low level (steady state)

X = irrelevant (any input, including transitions)

t = transition from low to high level

 Q_{A0} ... Q_{H0} = the level of Q_A through Q_H , respectively, before the indicated steady-state conditions were established

 $\Omega_{An} \dots \Omega_{Hn}$ = the level of Ω_A through Ω_H , respectively, before the most recent 1 transition of the clock

D0, D1 = the level of steady-state inputs at inputs D0 and D1 respectively.

a , , , h = the level of steady-state inputs at inputs A through H respectively

PRODUCTION DATA decuments contain information current as of publication date. Products confarm to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.





Pin numbers shown are for DW, J, N, and W packages.

TEXAS TEXAS INSTRUMENTS

SN54LS322A, SN74LS322A 8-BIT SHIFT REGISTERS WITH SIGN EXTEND

logic diagram (positive logic)

SN54LS322A, SN74LS322A 8-BIT SHIFT REGISTERS WITH SIGN EXTEND



[†]This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, J, N, and W packages.

schematics of inputs and outputs

logic symbol[†]





SN54LS322A, SN74LS322A 8-BIT SHIFT REGISTERS WITH SIGN EXTEND

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)						,		-				. .			7 V
Input voltage												•	•		7 V
Off-state output voltage															7 V
Operating free-air temperature range:	SN54LS322A											-5	5°C	to 1:	25°C
	SN74LS322A									-	-		0°C	to `	70°C
Storage temperature		•	•	•				•				-65	ΰ°C	to 1!	50°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

			SN	154LS32	22A	SN	118/17		
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.7			0.5	V
1	High-level output current	QA thru QH			- 1			-2.6	
OH	nigh-level output current	Q _H ′			-0.4			-0.4	mA
IOL	Low-level output current	Q _A thru Q _H			12			24	0
	Low-level batpat current	α _Η ,			4			8	mA
fclock	Clock frequency		0		20	0	-	20	MHz
t _{w(clock)}	Width of clock pulse	Clock high	30			30			nş
		Clock low	10			10			
tw(clear)		Clear low	20			20			ns
		Data select	101	-		101			
	0	High-level data [†]	20†			20†			
		Low-level data [†]	201			20†			
t _{su}	Setup time	Clear inactive-state	201			201			ns
		Register enable G high	351			351			
		Register enable G low	501			501			
		Data select	10†			101			
_		Data [†]	21			21			
th	Hold time	Register enable	0†			OŤ	_		រាន
		high or low							
TA	Operating free-air temperature		- 55		125	0		70	°C

[†]Data includes the two serial inputs and the eight input/output data lines.

The arrow indicates that the rising edge of the clock pulse is used for reference.



UNIT

MHz

ns

пs

កទ

ns

ns

пs

33

35

35

25

33

35

35

35

25

25

				-+	SP	V54LS32	22A	SN	174LS32	22A	UNI
PA	RAMETER	TE	ST CONDITION	151	MIN	TYP‡	MAX	MIN	TYP‡	MAX	
VIK		Vcc = MIN,	lj = - 18 mA		_		- 1.5			- 1.5	V
	Q _A thru Q _H	V _{CC} = MIN,	V _{IH} = 2 V,	VIL - MAX,	2.4	3.2		2.4	3.1		v
∨он	QH,	IOH = MAX			2.5	3.4		2.7	3.4		Ů
		· ••	i	I _{OL} = 12 mA		0.25	0.4		0.25	0.4	
	QA thru QH	H VCC = MIN,	V _{IH} = 2 V,	1 _{OL} = 24 mA					0.35	0.5	v
		V _{IL} = MAX		1 _{0L} = 4 mA		0.25	0.4		0.25	0.4	Ť
	QH,			1 _{0L} = 8 mA					0.35	0.5	
ⁱ ozh	Q _A thru Q _H	V _{CC} = MAX,	V _{IH} = 2 V,	V ₀ ≃ 2.7 V			40			40	μA
IOZL	QA thru QH	V _{CC} = MAX,	V _{1H} - 2 V,	V _O = 0.4 V			- 0.4			- 0.4	mA
A thru H			V ₁ = 5.5 V			0.1			0.1		
	Data select			V = 7 V			0.2			0.2	m۵
11	Sign extend	V _{CC} - MAX		V1 = 7 V			0.3	_		0.3	
	Any other			V ₁ = 7 V			0. 1			0.1	
	A thru H, DS						40			40	
ЧН	Sign extend	V _{CC} = MAX,	V j = 2.7 V				60			60	μA
	Any other						20		_	20	
-	Data select						- 0.8			- 0.8	
4 <u>6</u>	Sign extend	V _{CC} = MAX,	V _I = 0.4 V				- 1.2			- 1.2	mΑ
	Any other						- 0.4			- 0.4	
t %	Q _A thru Q _H		Va - 2.25	V (for 54LS only)	- 15		- 65	- 30		- 130	mA
los§	QH,	VCC = MAX,	v0 = 2.25	v (ioi secs only)	- 10		- 50	- 20		- 100	
Icc	j	V _{CC} = MAX				35	60		35	60	mА

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

T For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

§ Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$ FROM то PARAMETER¶ TEST CONDITIONS MIN TYP MAX (INPUT) (OUTPUT) See Note 2 20 35 fmax ^tPLH 22 QH' $R_L = 2 k \Omega$, $C_{L} = 15 \, pF$, CLK TPHL 26 See Note 2 ΨHL CLR QH, 27 16 **tP**LH CLK Q_A thru Q_H TPHL 22 RL = 665 12. CL = 45 pF. QA thru QH **ČLR tP**HL 22 See Note 2 ^tPZH 15 ÖĒ QA thru QH 15 **tPZL** ^tPHZ $R_{1} = 665 \Omega_{2}$ $C_L = 5 \rho F$, 15 Q_A thru Q_H <u>ŌE</u> See Note 2 15 τΡLΖ

¶f_{max} ≊ maximum clock frequency

 $t_{PZL} \equiv output enable time to low level$

 $^{tp}LH \equiv$ propagation delay time, low-to-high-level output $~tp_{HZ} \equiv$ output disable time from high level $t_{PHL} \equiv propagation delay time, high-to-low-level output$

 $t_{PLZ} \equiv output disable time from low level$

tpZH = output enable time to high level

NOTE 2: For testing fmax, all outputs are loaded simultaneously, each with CL and RL as specified for the propagation times.

Load circuits and voltage waveforms are shown in Section 1.



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated