D2629, JANUARY 1981 - REVISED MARCH 1988

16 [INC

15 ECPD OUT

14 XORPD OUT

SDLS155

- **Digital Design Avoids Analog** Compensation Errors
- Easily Cascadable for Higher Order Loops
- Useful Frequency from DC to: 50 MHz Typical (K Clock) 35 MHz Typical (I/D Clock)

description

The SN54LS297 and SN74LS297 devices are designed to provide a simple, cost-effective solution to highaccuracy, digital, phase-locked-loop applications. These devices contain all the necessary circuits, with the exception of the divide-by-N counter, to build first order phase-locked loops as described in Figure 1.

Both exclusive-OR (XORPD) and edge-controlled (ECPD) phase detectors are provided for maximum flexibility.

Proper partitioning of the loop function, with many of the building blocks external to the package, makes it easy for the designer to incorporate ripple cancellation or to cascade to higher order phase-locked loops.

The length of the up/down K counter is digitally programmable according to the K counter function table.



10 11 12 13

NC[]6

០/ប៊ីៀន

1/D CLK 🛛 7

ØB ž ØÅ1 With A, B, C, and D all low, the K counter is disabled. NC-No internal connection With A high and B, C, and D low, the K counter is only three stages long, which widens the bandwidth or capture range and shortens the lock time of the loop. When A, B, C, and D are all programmed high, the K counter becomes seventeen stages long, which narrows the bandwidth or capture range and lengthens the lock time. Real-time control of loop bandwidth by manipulating the A through D inputs can maximize the overall performance of the digital phase-locked loop.



PRODUCTION DATA documents contain information curront as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not



description (continued)

The 'LS297 can perform the classic first-order phase-locked loop function without using analog components. The accuracy of the digital phase-locked loop (DPLL) is not affected by V_{CC} and temperature variations, but depends solely on accuracies of the K clock, I/D clock, and loop propagation delays. The I/D clock frequency and the divide-by-N modulos will determine the center frequency of the DPLL. The center frequency is defined by the relationship $f_c = I/D$ Clock/2N (Hz).

logic diagram (positive logic)



Pin numbers shown are for J, N, and W packages.



| | K COUNTER FUNCTION TABLE (DIGITAL CONTROL) | | | | | | | | | |
|----------|---|----|-----|-----------------|--|--|--|--|--|--|
| D | С | В | A | MODULO (K) | | | | | | |
| L | L | L | L | Inhibited | | | | | | |
| L | L L | L | н | 23 | | | | | | |
| L | ļ ι | н | L | 24 | | | | | | |
| L | L | н | н | 25 | | | | | | |
| L | н | L | L | 26 | | | | | | |
| L | н | L | н | 27 | | | | | | |
| L | н | н | L | 28 | | | | | | |
| L | н | н_ | _ н | 2 ⁹ | | | | | | |
| н | L | L | L | 210 | | | | | | |
| н | L | L | н | 211 | | | | | | |
| н | L | н | L | 212 | | | | | | |
| н | L | н | н | 2 ¹³ | | | | | | |
| н | н | L | | 214 | | | | | | |
| н | н | L | н | 215 | | | | | | |
| н | н | н | L | 2 ¹⁶ | | | | | | |
| Цн | н | н | н | 217 | | | | | | |

schematics of inputs and outputs

FUNCTION TABLE EXCLUSIVE OR PHASE DETECTOR

| <i>φ</i> Α1 | φB | XORPD OUT |
|-------------|----|-----------|
| L | Ļ. | Ĺ |
| L | н | н |
| н | L | н |
| H | н | L |

| FUNCTION TABLE |
|--------------------------------|
| EDGE-CONTROLLED PHASE DETECTOR |

| φB | | E | CPD (| тис | |
|--------|-----|---|-------|-----|--|
| ŧ | | | н | | |
| H or | L | | L | | |
| 1 | - [| N | o cha | nge | |
| H or I | | N | o cha | nge | |

H = steady-state high level

L = steady-state low level

= transition from high to low t = transition from logi to test f = transition from low to high



operation

The phase detector generates an error signal waveform that, at zero phase error, is a 50% duty cycle square wave. At the limits of linear operation, the phase detector output will be either high or low all of the time, depending on the direction of the phase error ($\phi_{in} - \phi_{out}$). Within these limits, the phase detector output varies linearly with the input phase error according to the gain k_d, which is expressed in terms of phase detector output per cycle of phase error. The phase detector output can be defined to vary between ±1 according to the relation:

$$PD \text{ Output} = \frac{\% \text{ high} - \% \text{ low}}{100}$$
(1)

The output of the phase detector will be $k_d \phi_e$, where the phase error $\phi_e = \phi_{in} - \phi_{out}$.



Exclusive-OR phase detectors (XORPD) and edge-controlled phase detectors (ECPD) are commonly used digital types. The ECPD is more complex than the XORPD logic function, but can be described generally as a circuit that changes states on one of the transitions of its inputs. k_d for an XORPD is 4 because its output remains high (PD output = 1) for a phase error of 1/4 cycle. Similarly, k_d for the ECPD is 2 since its output remains high for a phase error of 1/2 cycle. The type of phase detector will determine the zero-phase-error point, i.e., the phase separation of the phase detector output is a square wave. The XORPD inputs are 1/4 cycle out of phase for zero phase error. For the ECPD, $\phi_e = 0$ when the inputs are 1/2 cycle out of phase.



FIGURE 2-DPLL USING EXCLUSIVE-OR PHASE DETECTION

The phase detector output controls the up/down input to the K counter. The counter is clocked by input frequency Mf_c , which is a multiple M of the loop center frequency f_c . When the K counter recycles up, it generates a carry pulse. Recycling while counting down generates a borrow pulse. If the carry and borrow outputs are conceptually combined into one output that is positive for a carry and negative for a borrow, and if the K counter is considered as a frequency divider with the ratio Mf_c/K , the output of the K counter will equal the input frequency multiplied by the division ratio. Thus the output from the K counter is $(k_d \phi_e Mf_c)/K$.

The carry and borrow pulses go to the increment/decrement (I/D) circuit, which, in the absence of any carry or borrow pulse, has an output that is 1/2 of the input clock I/D CLK. The input clock is just a multiple, 2N, of the loop center frequency. In response to a carry or borrow pulse, the I/D circuit will either add or delete a pulse at I/D OUT. Thus the output of the I/D circuit will be $Nf_c + (k_d \phi_e M f_c)/2K$.

The output of the N counter (or the output of the phase-locked loop) is thus:

$$f_o = f_c + (k_d \phi_e M f_c)/2KN$$

If this result is compared to the equation for a first-order analog phase-locked loop, the digital equivalent of the gain of the VCO is just $Mf_c/2KN$ or f_c/K for M = 2N.

Thus the simple first-order phase-locked loop with an adjustable K counter is the equivalent of an analog phase-locked loop with a programmable VCO gain.







absolute maximum rating over operating free-air temperature range (unless otherwise noted)

| Supply voltage, V _{CC} (see Note 1) | | |
|--|-----------------|---------------------|
| Input voltage | | 7 V |
| Operating free-air temperature range: | SN54LS297 – 55° | C to 125° C |
| - | SN74LS297 0 |)°C to 70°C |
| Storage temperature range | ····· - 65° | C to 1 50° C |

NOTE 1: Voltage values are with respect to network ground terminal,

recommended operating conditions

| | | | S | SN54LS297 | | | SN74LS297 | | |
|------------------------|--------------------------------|------------|------|-----------|-------|------|-----------|---------------|-----|
| | | | MIN | NOM | MAX | MIN | NOM | MAX | |
| Vcc | Supply voltage | | 4.5 | 5 | 5.5 | 4,75 | 5 | 5.25 | V |
| юн | High-level output current | I/D OUT | | | - 1.2 | | | - 1.Z | mA |
| UH | | EXOR, ECPD | | | - 400 | | | MAX 5 5.25 | μA |
| to | Low-level output current | I/D OUT | | | 12 | | | 24 | mA |
| IOL | | XOR, ECPD | | | 4 | | | 8 | mA |
| fclock | Clock frequency | K Clock | 0 | | 32 | 0 | | 32 | MHz |
| CIOCK | | I/D Clock | 0 | | 16 | Q | | 16 | MHz |
| * | Width of clock input pulse | K Clock | 16 | | | 16 | | | ns |
| tw | | I/D Clock | 33 | | | 33 | | | ns |
| t _{su} , to K | Setup time to K Clock t | U/D, ENCTR | 30 | | ····· | 30 | | | лs |
| th | Hold time from K Clock † | U/D, ENCTR | 0 | | | 0 | | | ns |
| TA | Operating free-air temperature | | - 55 | | 125 | 0 | | 70 | °C |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| | PARAMETER | | TEST CONDITIONS [†] | | S | N54LS2 | 97 | S | N74LS2 | 97 | UNIT | |
|------------|--|--------------|--|------------------------|------------------------|--------|-------|--------|--------|-------|-------|----------|
| | | | | | | MIN | TYP‡ | MAX | MIN | TYP‡ | MAX | UNIT |
| VIH | High-level input v | oitage | | | | 2 | | | 2 | | | v |
| ٧n | Low-level input v | oitage | | | | | | 0.7 | | | 0.8 | V |
| Vik | input clamp volta | ge | V _{CC} = MIN, I _I = -18 mA | | | | -1.5 | | | -1.5 | V | |
| ∀он | High-level | 1/D OUT | V _{CC} = MIN, | V _{IH} = 2 V, | IOH = MAX | 2.4 | | | 2.4 | | | . |
| тон | output voltage | Others | VIL = VIL max | | IOH = MAX | 2.5 | | | 2.7 | | | V |
| | | 1/D OUT | | | IOL = 12 mA | | 0.25 | 0.4 | | 0.25 | 0.4 | |
| VOL | Low-level | .ow-level | V _{CC} = MIN, V _{IH} ≈ 2 V, V _{IL} = V _{IL} max | | 10L = 24 mA | | | | 0.35 | 0.5 | | |
| VOL | output voltage | | | | IOL = 4 mA | 0.25 | 0,25 | 25 0.4 | 0.25 | 0.25 | 0.4 | V V |
| | | C (ligis | | | ¹ OL = 8 mA | | | | - | 0.35 | 0.5 | |
| li | Input current at maximum input voltage | | V _{CC} = MAX, | V ₁ = 7 V | | | | 0.1 | | | 0,1 | mΑ |
| | High-level | U/D, EN, φΑ1 | V _{CC} = MAX, V ₁ = 2.7 V | | | | 40 | | | 40 | | |
| ЧH | input current | φB | | | | | | 60 | | | 60 | μA |
| | input current | All others | | | | | | 20 | | | 20 | |
| | Low-level | U/Ď, EN, φΑ1 | V _{CC} = MAX, V _J = 0.4 V | | | | | - 0.8 | | | - 0.8 | |
| 4 L | input current | φB | V ₁ = 0.4 V | •, •, •, | | | | -1.2 | | | -1.2 | mΑ |
| | | All others | VI-0.4 V | | | | - 0.4 | | | - 0.4 | | |
| los | Short-circuit | 1/D OUT | V _{CC} = MAX | | | -30 | | -130 | _30 | | -130 | mA |
| -05 | output current § | Others | | | | -20 | | -100 | -20 | | -100 | |
| lcc | Supply current | | V _{CC} = MAX, All outputs open | All inputs gro | unded, | | 75 | 120 | | 75 | 120 | mA |

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 \ddagger All typical values are of V_{CC} = 5 V, T_A = 25°C.

§ Not more than one output should be shorted at a time and the duration of the short-circuit should not exceed one second.

switching characteristics, VCC = 5 V, TA = 25°C

| PARAMETER | FRO | M (INPUT) | TO (OUTPUT) | TEST CONDITIONS | MIN | ТҮР | MAX | UNIT |
|------------------|-----------|------------------|-------------|-------------------------|-----|-----|-----|------|
| | KCLK | | I/D OUT | RL=667 Ω, | 32 | 50 | | |
| fmax | I/D CLK | | I/D OUT | | 16 | 35 | | MHz |
| tPLH . | I/D CLK † | | | CL= 45 pF, | | 15 | 25 | ns |
| tPHL | I/D CLK t | | I/D OUT | See Note 2 | | 22 | 35 | ns |
| | φA1 or φB | Other input low | XOR OUT | | | 10 | 15 | |
| | φA1 or φB | Other input high | XOR OUT | | | 17 | 25 | ns |
| • | φA1 or φΒ | Other input low | XOR OUT | RL≖ 2kΩ, | | 15 | 25 | |
| | φA1 or φB | Other input high | XOR OUT | С _L = 45 рF, | | 17 | 25 | ns |
| tPLH | φB↓ | | ECPD OUT | See Note 2 | | 20 | 30 | nş |
| ^t PHL | φA2↓ | 7 | ECPD OUT | | [| 20 | 30 | ПS |

¶tpLH = propagation delay time, low-to-high-level output

tpHL = propagation delay time, high-to-low-level output

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated