SN5

SN7

SDLS150

- Fast Multiplication . . . 5-Bit Product in 26 ns Typ
- Power Dissipation . . . 110 mW Typical
- Latch Outputs for Synchronous Operation
- Expandable for m-Bit-by-n-Bit Applications
- Fully Compatible with Most TTL and Other Saturated Low-Level Logic Families
- Diode-Clamped Inputs Simplify System Design

description

These low-power Schottky circuits are designed to be used in parallel multiplication applications. They perform binary multiplication in two's-complement form, two bits at a time.

The M inputs are for the multiplier bits and the B inputs are for the multiplicand. The Q outputs represent the partial product as a recoded base-4 number. This recoding effectively reduces the Wallace-tree hardware requirements by a factor of two.

The outputs represent partial products in one'scomplement form generated as a result of multiplication. A simple rounding scheme using two additional gates is needed for each partial product to generate two's complement.

The leading (most-significant) bit of the product is inverted for ease in extending the sign to square (left justify) the partial-product bits.

The SN54LS261 is characterized for operation over the full military temperature range of -55° C to 125°C; the SN74LS261 for operation from 0°C to 70°C.

logic symbol[†]



[†]This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, N, and W packages.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warrenty. Production processing does not necessarily include testing of all parameters.



MARCH 1974 - REVISED MARCH 198	MARCH	1974 -	- REVISED	MARCH 1	988
--------------------------------	-------	--------	-----------	---------	-----

4LS261	. DORN	PACKAGE
(10	OP VIEW)	
B3 🗐	U16	lVcc
B4 []2	15	B2
с 🛛 з	14	B1
<u>M2</u> []4	13	80
04 [_]5	12	M1
	11	MO
02 Ц7	10	00
	9	Q1





NC - No internal connection

FUNCTION TABLE

	OUTPUTS							
LATCH	ML	ILTIPLI	ER	Ō4	03	02	Q1	00
c	M2	M1	MO	4			<u> </u>	
L	х	х	х	<u>0</u> 40	<u>0</u> 30	Q20	Q10	Ω0 ₀
H	L	L	L	н	L	L	L	L
н	L	L	н	B4	Β4	в3	B2	B 1
н	Ł	H	L	<u></u> 84	84	83	82	Bl
н	L	H	н	B 4	B3	82	B1	BO
н	н	L	L	B4	BЗ	B 2	B1	80
н	н	L	н	B4	B4	БЗ	B2	B 1
н	н	н	L	B4	84	БЗ	B 2	B 1
н	н	н	н	н	L	L	L	L

H = high level, L = low level, X = irrelevant

 $\overline{\Omega}4_0\ldots\Omega_0$ - The logic level of the same output before the high-to-low transition of C.

B4..., B0 = The logic level of the indicated multiplicand (B) input.



Pin numbers shown are for D, J, N, and W packages.



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC} (see Note 1) .						 •	· ·					,			7 V
Input voltage		•													7 V
Operating free-air temperature range: S	N54LS261											!	55°	C to	125°C
S	N74LS261		•	•									0	°C t	o 70°C
Storage temperature range		• •		•	•	 ٠	• •	•	•			~-1	65°	C to	150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

		SN	154LS2	61	SI			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}		4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH				-400			-400	μA
Low-level output current, IOL				4			8	mΑ
Width of enable pulse, tw		25		-	25	·		ns
	Any Minput	17.	_		171			
Setup time, t _{su}	Any B input	15↓			15:			ns
	Any M input	01			01			
Hold time, t _h	Any B input	01	_		01			n\$
Operating free-air temperature, TA		-55		125	0		70	Ċ

The arrow indicates that the falling edge of the enable pulse is used for reference. electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

					S	N54LS2	61	S			
	PARAMETER	TEST CONDITIONS [†]				TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIH	High-level input voltage				2			2			V
VIL	Low-level input voltage			·····	1		0.7			0.8	V
VIK	Input clamp voltage	V _{CC} = MIN,	1j = -18 mA				-1.5	—		-1.5	V
∨он	High-level output valtage	V _{CC} = MIN, V _{IL} = V _{IL} max,	VIH ≈ 2 V, I _{OH} = -400 µ	A	2.5	3.4	_	2.7	3.4		v
		V _{CC} = MIN,	VIH = 2 V,	10L = 4 mA		0.25	0.4		0.25	0.4	v
VOL	Low-level output voltage	VIL = VIL max		IOL = 8 mA				1	0.35	0.5	ľ
	Input current at	Vcc = MAX,	V1 = 7 V	MO or MI	1		0.2			0.2	
ц	maximum input voltage	VCC - MAA.	v1-) v	All others	1		0.1			0,1	rπA
		1		MO or MI			40			40	μA
чн	High-level input current	V _{CC} = MAX,	V _I = 2.7 V	All others	1 -		20	<u> </u>		20	<u><u></u></u>
	Low-level input current	Vcc = MAX,	VI = 0.4 V	MO or MI			-0.8			-0.8	mΑ
ΠL _	Low-rever input content	• CC	V 0.40	All others			-0.4			-0.4	
los	Short-circuit output current §	V _{CC} = MAX			-20		100	~20		-100	mΑ
Icc	Supply current	V _{CC} = MAX, Outputs open	All inputs at 0	ν,		20	38		20	40	mА

[†]For conditioning shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡]All typical values are at $V_{CC} = 5 V$, $T_A = 25 \,^{\circ}C$.

SNot more than one output should be shorted at a time and duration of the output short-circuit should not exceed one second.

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	түр	MAX	דואט
tPLH	- c	Any Q	-		22	35	ns
tPHL	Ŭ Ŭ	Ally Q			20	30	ns
tPLH	Any Minput	Any Q	C _L = 15 pF,		25	40	ns
^t PHL		Ally Q	RL = 2 kΩ, See Note 2		22	35	ns
^t PLH	Any B input	Any Q			27	42	ns
^t PHL					24	37	nş

[¶]tp_{LH} = propagation delay time, low-to-high-level output; tp_{HL} = propagation delay time, high-to-low-level output NDTE 2: Load circuits and voltage waveforms are shown in Section 1.

TYPICAL APPLICATION DATA

Multiplication of the numbers 26 (multiplicand) by 29 (multiplier) in decimal, binary, and 2-bit-at-a-time-binary is shown here:



Two points should be noted in the two-bit-at-a-time-binary example above. First, in positioning the partial products beneath each other for final addition, each partial product is shifted two places to the left of the partial products above it instead of one place as is done in regular multiplication. Second, the msb of the partial product (the sign bit) is extended to the sign-bit column of the final answer.

A substantial reduction of multiplication time, cost, and power is obtained by implementing a parallel partial-product-generation scheme using a 2-bit-at-a-time algorithm, followed by a Wallace Tree summation.

Partial-product-generation rules of the algorithm are:

1. Examine two bits of multiplier M plus the next lower bit. For the first partial product (PP1) the next lower bit is zero.



POST OFFICE BOX 655012 . DALLAS. TEXAS 75265

TYPICAL APPLICATION DATA

2. Generate partial product (PPi) as shown in the following table:

MULT	IPLIER BITS Step 1	FROM	OPERATOR SYMBOL	TO OBTAIN PARTIAL PRODUCT
22i-1	22i-2	22i-3		
0	Q	0	0	Replace multiplicand by zero
0	0	1	+1 B	Copy multiplicand
0	1	0	+1 B	Copy multiplicand
0	1	1	+2 B	Shift multiplicand left one bit
1	0	0	2 B	Shift two's complement of multiplicand left one bit
1	0	1	-1 B	Replace multiplicand by two's complement
1	1	0	-1 B	Replace multiplicand by two's complement
1	1	1	0	Replace multiplicand by zero

3. Weight the partial products by indexing each two places left relative to the next-less-significant product.

4. Extend the most significant bit of the partial product to the sign bit place value of the final product.

EXAMPLE OF ALGORITHM

M = 29 = 011101	Operator Symbol	B = 26 = 011010
لېسا رېسا 1010	+1 8	00000011010
↓ 110	-1B	111100110
011	+2 B	0110100

The summation of these partial products was shown in the 2-bit-at-a-time binary multiplication example above.

The 'LS261 generates partial products according to this algorithm with two exceptions:

- The one's complement is generated for the cases requiring the two's complement. The two's complement can be obtained by adding one to the one's complement; this rounding can be done by using one NAND gate and one AND gate as shown in Figure B.
- The most-significant bit is complemented to reduce the hardware required to extend the sign bit. This extension can be accomplished by adding a hard-wired logic 1 in bit position 2²ⁱ⁺¹⁵ of each partial product and also in bit position 2¹⁶ of the first partial product (PP1).



TEXAS 🔖 INSTRUMENTS



In general, the 4 x 2 bit 'LS261 can be expanded for use in 4m x 2n bit multipliers. Partial-product generation uses m x n 'LS261s m x n \div 16 'LS00s, and m x n \div 16 'LS08s. The size of the Wallace tree and ALU requirements vary depending on the size of the problem. The count for the 16 x 16 bit multiplier is:

32 SN54LS261/SN74LS261

POST OFFICE BOX 6550*2 + DALLAS, TEXAS 75265

TEXAS Y

- 2 SN54LS00/SN74L\$00
- 2 SN54LS08/SN74LS08
- 56 SN54LS183/SN74LS183
- 7 SN54LS181/SN74LS181
- 2 SN54S182/SN74S182

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated