## SN54LS181, SN54S181, SN74LS181, SN74S181 ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS

DECEMBER 1972-REVISED MARCH 1988

• Full Look-Ahead for High-Speed Operations on Long Words

SDLS136

- Input Clamping Diodes Minimize
  Transmission-Line Effects
- Darlington Outputs Reduce Turn-Off Time
- Arithmetic Operating Modes: Addition Subtraction Shift Operand A One Position Magnitude Comparison Plus Twelve Other Arithmetic Operations
- Logic Function Modes: Exclusive-OR Comparator AND, NAND, OR, NOR Plus Ten Other Logic Operations



SN54LS181, SN54S181 . . . J OR W PACKAGE

SN54LS181, SN54S181 ... FK PACKAGE



#### TYPICAL ADDITION TIMES

NUMBER	ADDITI	ON TIMES	PA	CKAGE COUNT	CARRY METHOD
OF BITS	USING 'LS181 AND 'S182	USING 'S181 AND 'S182	ARITHMETIC/ LOGIC UNITS	LOOK-AHEAD CARRY GENERATORS	BETWEEN ALUs
1 to 4	24 ns	11 ns	1		NONE
5 to 8	40 ns	18 ns	2		RIPPLE
9 to 16	44 ns	19 ns	3 or 4	1	FULL LOOK-AHEAD
17 to 64	68 ns	28 ns	5 to 16	2 to 5	FULL LOOK-AHEAD

#### description

The 'LS181 and 'S181 are arithmetic logic units (ALU)/function generators that have a complexity of 75 equivalent gates on a monolithic chip. These circuits perform 16 binary arithmetic operations on two 4-bit words as shown in Tables 1 and 2. These operations are selected by the four function-select lines (S0, S1, S2, S3) and include addition, subtraction, decrement, and straight transfer. When performing arithmetic manipulations, the internal carries must be enabled by applying a low-level voltage to the mode control input (M). A full carry look-ahead scheme is made available in these devices for fast, simultaneous carry generation by means of two cascade-outputs (pins 15 and 17) for the four bits in the package. When used in conjunction with the SN54S182 or SN74S182 full carry look-ahead circuits, high-speed arithmetic operations can be performed. The typical addition times shown above illustrate the little additional time required for addition of longer words when full carry look-ahead is employed. The method of cascading 'S182 circuits with these ALUs to provide multi-level full carry look-ahead is illustrated under typical applications data for the 'S182.

If high speed is not of importance, a ripple-carry input  $(C_{\Pi})$  and a ripple-carry output  $(C_{\Pi + 4})$  are available. However, the ripple-carry delay has also been minimized so that arithmetic manipulations for small word lengths can be performed without external circuitry.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



### SN54LS181, SN54S181 SN74LS181, SN74S181 ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS

#### description (continued)

The 'LS181 and 'S181 will accommodate active-high data if the pin designations are interpreted as follows:

PIN NUMBER	2	1	23	22	21	20	19	18	9	10	11	13	7	16	15	17
Active-low data (Table 1)	Ã0	B <sub>0</sub>	Ā1	B <sub>1</sub>	Ā2	<b>B</b> 2	Ā3	B <sub>3</sub>	Ē٥	Ē١	Ff2	Ē3	Cn	Cn+4	P	G
Active-high data (Table 2)	A <sub>0</sub>	Bo	A1	Β1	A <sub>2</sub>	B2	A <sub>3</sub>	83	FO	F1	F <sub>2</sub>	F3	Ē'n	Ēn+4	Х	Υ

Subtraction is accomplished by 1's complement addition where the 1's complement of the subtrahend is generated internally. The resultant output is A-B-1, which requires an end-around or forced carry to provide A-B.

The 'LS181 or 'S181 can also be utilized as a comparator. The A = B output is internally decoded from the function outputs (F0, F1, F2, F3) so that when two words of equal magnitude are applied at the A and B inputs, it will assume a high level to indicate equality (A = B). The ALU must be in the subtract mode with  $C_n = H$  when performing this comparison. The A = B output is open-collector so that it can be wire-AND connected to give a comparison for more than four bits. The carry output ( $C_{n+4}$ ) can also be used to supply relative magnitude information. Again, the ALU must be placed in the subtract mode by placing the function select inputs S3, S2, S1, S0 at L, H, H, L, respectively.

INPUT C <sub>n</sub>	OUTPUT C <sub>n+4</sub>	ACTIVE-LOW DATA (FIGURE 1)	ACTIVE-HIGH DATA (FIGURE 2)
н	н	A≥B	A ≤ B
н	L	A < B	A > B
L	н	A > B	A < B
L	L	A ≤ 8	A ≥ B

These circuits have been designed to not only incorporate all of the designer's requirements for arithmetic operations, but also to provide 16 possible functions of two Boolean variables without the use of external circuitry. These logic functions are selected by use of the four function-select inputs (S0, S1, S2, S3) with the mode-control input (M) at a high level to disable the internal carry. The 16 logic functions are detailed in Tables 1 and 2 and include exclusive-OR, NAND, AND, NOR, and OR functions.

Series 54, 54LS, and 54S devices are characterized for operation over the full military temperature range of -55°C to 125°C; Series 74LS and 74S devices are characterized for operation from 0°C to 70°C.

#### signal designations

In both Figures 1 and 2, the polarity indicators ( $\bigtriangleup$ ) indicate that the associated input or output is active-low with respect to the function shown inside the symbol, and the symbols are the same in both figures. The signal designations in Figure 1 agree with the indicated internal functions based on active-low data, and are for use with the logic functions and arithmetic operations shown in Table 1. The signal designations have been changed in Figure 2 to accommodate the logic functions and arithmetic operations for the active-high data given in Table 2. The 'LS181 and 'S181, together with the 'S182, can be used with the signal designation of either Figure 1 or Figure 2.



## SN54LS181, SN54S181, SN74LS181, SN74S181 ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS



<sup>†</sup>These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for dual-in-line and "small outline" packages.

#### FIGURE 1 (USE WITH TABLE 1)

#### TABLE 1

		CTION			ACTIVE-LOW DA	ТА
	acto	LITUN		M = H	M = L; ARITHM	METIC OPERATIONS
<b>S</b> 3	S2	S1	S0	LOGIC FUNCTIONS	Cn = L (no carry)	Cn = H (with carry)
L	L	L	L	F=A	F = A MINUS 1	F=A
L	L	L	н	F = AB	F = AB MINUS 1	F = AB
L	L	н	L	F = A + B	F = AB MINUS 1	F = AB
L	L	н	н	F=1	F = MINUS 1 (2's COMP)	F = ZERO
L	н	L	L.	$F = \overline{A + B}$	F = A PLUS (A + B)	F = A PLUS (A + B) PLUS 1
L	н	Ł	н	F = B	F = AB PLUS (A + B)	F = AB PLUS (A + B) PLUS 1
Ł	н	н	L	F = A 🕀 B	F = A MINUS B MINUS 1	F = A MINUS B
L	н	н	н	F = A + B	$F = A + \overline{B}$	$F = (A + \overline{B}) PLUS 1$
н	L	L	L	F = AB	F = A PLUS (A + B)	F = A PLUS (A + B) PLUS 1
н	L	L	н	F = A ⊕ B	F = A PLUS B	F = A PLUS B PLUS 1
н	L	н	L	F = B	F = AB PLUS (A + B)	F = AB PLUS (A + B) PLUS 1
н	L	н	н	F = A + B	F = (A + B)	F = (A + 8) PLUS 1
н	н	L	L	F = 0	F = A PLUS A <sup>‡</sup>	F = A PLUS A PLUS 1
Η.	н	L	н	F = AB	F = AB PLUS A	F = AB PLUS A PLUS 1
н	н	н	L	F = AB	F = AB PLUS A	F = AB PLUS A PLUS 1
н	н	н	н	F=A	F = A	F = A PLUS 1

\*Each bit is shifted to the next more significant position.



### SN54LS181, SN54S181, SN74LS181, SN74S181 **ARITHMETIC LOGIC UNITS/FUNCTIONS GENERATORS**



### logic symbols<sup>†</sup> and signal designations (active-high data)

<sup>†</sup>These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for dual-in-line and "small outline" packages.

# FIGURE 2 (USE WITH TABLE 2) TABLE 2

# ACTIVE-HIGH DATA M = H M = L: ARITHMETIC OPERATIONS LOGIC $\overline{C_n} = H$

C<sub>n</sub> = L

S3	S2	S1	SO	FUNCTIONS	(no carry)	(with carry)
L	L	L		F=A	F = A	F = A PLUS 1
L	L	L	н	$F = \overline{A + B}$	F = A + B	F = (A + B) PLUS 1
L	L	н	L	F≈ĀB	$F = A + \overline{B}$	$F = (A + \overline{B}) PLUS 1$
L	L	н	н	F = 0	F = MINUS 1 (2's COMPL)	F = ZERO
L	н	L	L	F = AB	F = A PLUS AB	$F \neq A PLUS A \overline{B} PLUS 1$
Į L	н	L	н	F≠B	F = (A + B) PLUS AB	F = (A + B) PLUS AB PLUS 1
<u>ι</u>	н	н	L	F≐A⊕B	F = A MINUS B MINUS 1	F = A MINUS B
L	н	н	н	F = A8	F = AB MINUS 1	F = AB
н	L	L	L	F = Ā + B	F ≈ A PLUS A8	F = A PLUS AB PLUS 1
н	L	L	н	F = A 🕁 B	F = A PLUS B	F = A PLUS B PLUS 1
н	L	н	L	F = B	F = (A + B) PLUS AB	F = {A + B) PLUS AB PLUS 1
н	L	н	н	F = AB	F = AB MINUS 1	F = AB
н	н	L	L	F = 1	F = A PLUS A <sup>†</sup>	F = A PLUS A PLUS 1
н	н	L	н	F = A + B	F = (A + B) PLUS A	F = (A + B) PLUS A PLUS 1
) н	н	н	L	F = A + B	$F =  A + \overline{B} $ PLUS A	$F = (A + \overline{B}) PLUS A PLUS 1$
ļн	н	н	н	F = A	F = A MINUS 1	F = A

<sup>†</sup>Each bit is shifted to the next more significant position.

SELECTION

~ •

~~

~~



# SN54LS181, SN54S181, SN74LS181, SN74S181 ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS



Pin numbers shown are for DW, J, N, and W packages.



### SN54LS181, SN74LS181 ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS

#### 

NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.

2. This is the voltage between two emitters of a multiple-emitter transistor. For this circuit, this rating applies to each A input in conjunction with inputs S2 or S3, and to each B input in conjunction with inputs S0 or S3.

#### recommended operating conditions

	SI	N54LS1	81	SI	81		
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH (All outputs except A = B)			-400			-400	μA
Low-level output current, IOL			4			8	mA
Operating free-air temperature, T <sub>A</sub>	-55		125	0		70	°c

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARA	METER	TE		ist.	SI	N54LS1	81	S	V74LS1	81	
					15	MIN	TYP‡	MAX	MIN.	TYP‡	MAX	
⊻ін	High-level i	nput voltage				2			2			V
۷IL	Low-level in	nput voltage				1		0.7			0.8	V
Vik	Input clam	p voltage	V <sub>CC</sub> = MIN,	I <sub>I</sub> = -18 mA		<u> </u>		-1.5			-1.5	V
∨он	-	output voltage, except A = B	V <sub>CC</sub> = MIN, V <sub>1L</sub> = V <sub>1L</sub> max,		A	2.5	3.4	·	2.7	3.4		v
юн	High-level o A = B outpr	output current, ut only	V <sub>CC</sub> = MIN, V <sub>IL</sub> = V <sub>IL</sub> max,					100			100	μA
	1				10L = 4 mA		0.25	0.4		0.25	0.4	1
V	Low-level	All outputs	$V_{CC} = MIN,$	V <sub>1H</sub> = 2 V,	IOL = 8 mA			i		0.35	0.5	
Vol		Output G	VIL = VIL max		IOL ≈ 16 mA		0.47	0.7		0.47	0.7	v
	voltage	Output P	1		IOL = 8 mA		0.35	0.6		0.35	0.5	
	Input	Mode input						0.1			0.1	
	current at	Any Ā or Binput						0.3			0.3	
I	max, input	Any S input	V <sub>CC</sub> = MAX,	v   = 5.5 v				0.4			0.4	mΑ
	voltage	Carry input	1					0.5			0.5	
	High-level	Mode input						20		• • •	20	
н	input	Any à or B input	Vcc=MAX	V 2 7 V				60			60	
н	current	Any Sinput		v   - 2.7 v				80			80	μA
	Garrant	Carry input						100			100	
	Low-level	Mode input						-0.4			-0.4	
IL	input	Any A or B input	V <sub>CC</sub> = MAX,	$V_{1} = 0.4 V$				-1.2			-1.2	
	current	Any S input		vi - 0.4 v				-1.6			-1.6	mΑ
	ourient	Carry input	1					-2			-2	
∩e		toutput current, except A = B Š	V <sub>CC</sub> = MAX			-6		-40	-5		-42	mA
сс	Supply curre	ant	V <sub>CC</sub> = MAX,	See Note 3	Condition A		20	32		20	34	
CC.	cappiy carre			Dec Hole J	Condition B		21	35		21	37	mΑ

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup>All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25^{\circ}C$ .

\$ Not more than one output should be shorted at a time.

NOTE 3: With outputs open,  $I_{CC}$  is measured for the following conditions:

A. S0 through S3, M, and A inputs are at 4.5 V, all other inputs are grounded.

B. S0 through S3 and M are at 4.5 V, all other inputs are grounded.



# SN54LS181, SN74LS181 ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS

PARAMETER <sup>†</sup>	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	түр	мах	UNIT
1PLH					18	27	
<sup>t</sup> ₽HL	C <sub>n</sub>	C <sub>n+4</sub>			13	20	ns
<sup>t</sup> PLH	Any Āor B		M = 0 V, S0 = S3 = 4.5 V,		25	38	l
<sup>t</sup> PHL	ANYAOLB	Cn+4	$S1 = S2 = 0 V (\overline{SUM} \text{ mode})$		25	38	กร
<sup>t</sup> PLH	Any Āor B	<u> </u>	M = 0 V, S0 = S3 = 0 V		27	41	
<sup>t</sup> PHL		C <sub>n+4</sub>	S1 = S2 = 4.5 V (DIFF mode)		27	41	กร
<sup>t</sup> PLH	<u> </u>	Any F	M = 0 V		17	26	
<sup>t</sup> PHL	Cn		(SUM or DIFF mode)		13	20	ns
t <b>P</b> LH	Any Āor Ē	G	M = 0 V, S0 = S3 = 4.5 V,		19	29	
<sup>t</sup> PHL		G	S1 = S2 = 0 V (SUM mode)		15	23	ns
<b>TPLH</b>	Any Ā or B	G	M = 0 V, S0 = S3 = 0 V,		21	32	
1PHL	ANYAOLE	G	S1 = S2 = 4.5 V (DIFF mode)		21	32	ns
<sup>t</sup> PLH	Any Āor B	च	M = 0 V, S0 = S3 = 4.5 V,		20	30	
tPHL	Апудогь		S1 = S2 = 0 V, (SUM mode)	1	20	30	ns
tPLH		P	M = 0 V, S0 = S3 = 0 V,		20	30	
TPHL	Any Ā or B	P	S1 = S2 = 4.5 V (DIFF mode)		22	33	ns
tPLH	<b>T . T</b>	F <sub>i</sub>	M = 0 V, S0 = S3 = 4.5 V,		21	32	
tPHL	Ā <sub>i</sub> orB <sub>i</sub>		S1 = S2 = 0 V (SUM mode)		13	20	ns
тргн			M = 0 V, S0 = S3 = 0 V,		21	32	
TPHL	ឝ <sub>i</sub> or Β <sub>i</sub>	F;	S1 = S2 = 4.5 V (DIFF mode)		21	32	กร
tPLH	Ā; or Bi	F;	M = 4.5 V (logic mode)		22	33	
<sup>t</sup> PHL	Mi Ur Di		W - 4.5 V (logic mode)		26	38	ns
<sup>t</sup> PLH	Any A or B	A = 6	M = 0 V, S0 = S3 = 0 V,		33	50	
tPHL	Any A of B		S1 = S2 = 4.5 V (DIFF mode)	· · · ·	41	62	ns

# switching characteristics, VCC = 5 V, TA = 25°C, (CL = 15 pF, RL = 2 k $\Omega$ , see note 4)

<sup>†</sup>tpLH = propagation delay time, low-to-high-level output

tpHL = propagation delay time, high-to-low-level output

NOTE 4: Load circuits and voltage wveforms are shown in Section 1. Refer to Parameter Measurement Information page for test conditions,

#### schematics of inputs and outputs





# SN54S181, SN74S181 ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	•																		7 ١	/
Input voltage										-	-	-	-						5.5 \	1
Interemitter voltage (see Note 2)								-											5.5 \	/
Operating free-air temperature: SN54S181								•					-	-		-E	ة5°	C to	125°0	2
SN74S181	-								 -								0	°Cı	:o 70° (	2
Storage temperature range	• •	 •	-	•	-	•	•		 •			•	•	•		-6	35°(	C ta	150°(	2

NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.

2. This is the voltage between two emitters of a multiple emitter transistor. For this circuit, this rating applies to each A input in conjunction with inputs S2 or S3, and to each B input in conjunction with inputs S0 or S3.

### recommended operating conditions

	5	SN54S18	31	s	UNIT		
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V <sub>CC</sub>	4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH (All outputs except A = B)			-1			-1	mA
Low-level output current, IOL			20			20	mA
Operating free-air temperature, TA	55	• • •	125	0		70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	DADA	METER		ST CONDITION	et.	S	N54S18	31	5	N74S18	31	
	FANA			STCONDITION	12.	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIН	High-level i	nput voltage				2			2			v
VIL	Low-level i	nput voltage				1		0.8			0.8	v
٧iĸ	Input clam	p voltage	V <sub>CC</sub> = MIN,	l <sub>l</sub> = –18 mA				-1.2			-1.2	V
v <sub>он</sub>	•	except A = B	V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V,	V <sub>IH</sub> = 2 V, I <sub>OH</sub> = -1 mA		2.5	3.4		2.7	3.4		v
юн	High-level of A = B outp	utput current, ut only	V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V, V <sub>OH</sub> = 5.5 V				250			250	μA
VOL	Low-level o	utput voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V,	V <sub>IH</sub> = 2 V, I <sub>OL</sub> = 20 mA				0.5			0.5	v
ŀ	Input curre maximum i	ntat nputvoltage	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 5.5 V				1			1	mA
	Litale daviat	Mode input						50			50	
1	High-level	Any A or B input		11 - 2511				150			150	
ЧН	input	Any S input	V <sub>CC</sub> = MAX,	VI = 2.5 V				200			200	μA
	current	Carry input				<b>—</b>		250			250	
	Low-level	Mode input				1		-2			-2	
1	input	Any A or B input	Vcc = MAX.	N -05N				-6			-6	•
ήL	•	Any S input		vj - 0.5 v				-8			-8	mA
	current	Carry input	1					-10			-10	
los		t output current, except A = B §	V <sub>CC</sub> = MAX			40		-100	-40		-100	mA
lcc	Supply curr	ent	V <sub>CC</sub> = MAX, See Note 3	T <sub>A</sub> = 125°C,	W package only			195				mA
			V <sub>CC</sub> = MAX,	See Note 3	All packages		120	220		120	220	

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup>All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C. <sup>§</sup>Not more than one output should be shorted at a time.

NOTE 3: 1<sub>CC</sub> is measured for the following conditions (the typical and maximum values apply to both):

A. S0 through S3, M, and A inputs are at 4.5 V, all other inputs are grounded, and all outputs are open.

B. S0 through S3 and M are at 4.5 V, all other inputs grounded, and all outputs are open.



# SN54S181, SN74S181 ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
1PLH	<u> </u>	6			7	10.5	
tPHL.	C <sub>n</sub>	Cn+4			7	10.5	ns
tPLH	Any Ā or B	C <sub>n+4</sub>	M = 0 V, S0 = S3 = 4.5 V,		12.5	18.5	
<sup>t</sup> PHL	ANYADIB	0n+4	S1 = S2 = 0 V (SUM mode)		12.5	18.5	ns
<sup>IP</sup> LH	Any Ā or B	<u> </u>	M = 0 V, S0 = S3 = 0 V,		15.5	23	
<sup>t</sup> PHL		C <sub>n+4</sub>	S1 = S2 = 4.5 V (DIFF mode)		15.5	23	ns
<sup>t</sup> PLH	Cn	Any F	M = 0 V		7	12	
<sup>t</sup> PHL	u vn	Adyr	(SUM or DIFF mode)		7	12	ns
¹₽LH	Any Āor B	ธิ	M = 0 V, S0 = S3 = 4.5 V,		8	12	ns
<sup>†</sup> PHL	ANYAOIB	G	S1 = S2 = 0 V (SUM mode)		7.5	12	
<sup>t</sup> PLH	Any Ãor B	G	M = 0 V, S0 = S3 = 0 V,		10.5	15	ns
<sup>t</sup> PHL		9	S1 = S2 = 4.5 V (DIFF mode)		10.5	15	
tPLH	Any Ā or B	P	M = 0 V, S0 = S3 = 4.5 V,		7.5	12	ns
<sup>t</sup> PHL	АПУАОГВ	г	S1 = S2 = 0 V (SUM mode)		7.5	12	115
<sup>t</sup> PLH	Any Ā or B	F	M = 0 V, S0 = S3 = 0 V,		10.5	15	ns
<sup>t</sup> PHL	Ally A DE 6	r j	S1 = S2 = 4.5 V ( $\overline{\text{DIFF}}$ mode)		10.5	15	
tPLH	Ā <sub>i</sub> or Β <sub>i</sub>	Fi	M = 0 V, S0 = S3 = 4.5 V,		11	16.5	ns
<sup>t</sup> ₽HL	Ajoraj	r I	S1 = S2 = 0 V (SUM mode)		11	16.5	115
1PLH			$M \approx 0 V$ , $S0 = S3 = 0 V$ ,		14	20	
<sup>t</sup> PHL	$\overline{A}_i$ or $\overline{B}_i$	Fi	S1 = S2 = 4.5 V (DIFF mode)		14	22	ns
<sup>t</sup> PLH	Ā, or B;	₽,	M = 4.5 V (logic mode)		14	20	
<sup>t</sup> PHL	Ajorbj		W = 4.5 V (logic filode)		14	22	ns
tPLH	Any Ā or B	A = B	M = 0 V, S0 = S3 = 0 V,		15	23	-
<sup>t</sup> PHL	Any A or b	A-0	$S1 = S2 = 4.5 V (\overline{DIFF} mode)$		20	30	ns

### switching characteristics, VCC = 5 V, TA = $25^{\circ}$ C (CL = 15 pF, RL = 280 $\Omega$ , see note 4)

<sup>†</sup>tpLH = propagation delay time, low-to-high-level output

tpHL = propagation delay time, high-to-low-level output

NOTE 4: Load circuits and voltage wveforms are shown in Section 1. Refer to Parameter Measurement Information page for test conditions.

#### schematics of inputs and outputs





# SN54LS181, SN54S181, SN74LS181, SN74S181 ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS

#### PARAMETER MEASUREMENT INFORMATION SUM MODE TEST TABLE FUNCTION INPUTS: S0 = S3 = 4.5 V, S1 = S2 = M = 0 V

PARAMETER	INPUT UNDER TEST	OTHER INPUT SAME BIT		OTHER DATA INPUTS		OUTPUT	OUTPUT
		APPLY 4.5 V	APPLY GND	APPLY 4.5 V	APPLY GND	UNDER TEST	WAVEFORM (See Note 4)
1PLH	Α,	Ē,	None	Remaining Ā and B	C <sub>n</sub>	Fi	In-Phase
PLH PHL	₿ <sub>i</sub>	Ā	None	Remaining A and B	Cn	Fi	In-Phase
<sup>СР</sup> ЕН	Āi	ī,	None	None	Remaining Ā and Ē, C <sub>n</sub>	P	In-Phase
tPLH tPHL	₿ <sub>i</sub>	Āi	None	None	Remaining Ā and Ē, C <sub>n</sub>	P	In-Phase
<sup>†</sup> Р.LН <sup>т</sup> РН.L	Ā,	None	छ <sub>i</sub>	Remaining B	Remaining Ā, C <sub>n</sub>	៤	In-Phase
<sup>т</sup> РLН	Ē	None	Āi	Remaining B	Remaining Ā, C <sub>n</sub>	G	In-Phase
	C <sub>n</sub> .	None	None	All Ā	All B	Any F or C <sub>n+4</sub>	In-Phase
<sup>т</sup> РLН <sup>т</sup> РНL	Āi	None	B;	Remaining B	Remaining Ã, C <sub>n</sub>	Cn+4	Out-of-Phase
1PLH	θ <sub>i</sub>	None	Āi	Remaining B	Remaining Ā, C <sub>n</sub>	Cn+4	Out-of-Phase

#### DIFF MODE TEST TABLE FUNCTION INPUTS: S1 = S2 = 4.5 V, S0 = S3 = M = 0 V

PARAMETER	INPUT UNDER TEST	OTHER INPUT SAME BIT		OTHER DATA INPUTS			OUTPUT
		APPLY 4.5 V	APPLY GND	APPLY 4.5 V	APPLY GND	TEST	(See Note 4)
	Ā,	None	8;	Remaining A	Remaining B, Cn	Fi	In Phase
1PLH 1PHL	Ē,	Āi	None	Remaining	Remaining B, C <sub>n</sub>	Fi	Out-of-Phase
чегн ганг	Ā,	None	<b>B</b> ,	None	Remaining Ā and B, C <sub>n</sub>	ą	in-Phase
<sup>тр</sup> ьн Рнь	Ē,	Ā,	None	None	Remaining A and B, C <sub>n</sub>	P	Out-of-Phase
	⊼,	Ē,	None	None	Remaining A and <b>B</b> , C <sub>n</sub>	G	In-Phase
	- B <sub>i</sub>	Nane	Ā,	None	Remaining A and B, C <sub>n</sub>	G	Out-of-Phase
<sup>t</sup> PLH tPHL	Ά,	None	<b>8</b> i	Remaining Ã	Remaining B, C <sub>n</sub>	A = 8	In-Phase
трін тна;	В,	Ā,	None	Remaining Ā	Remaining B, C <sub>n</sub>	A = B	Out-of Phase
<sup>TPLH</sup>	Сп	None	None	All A and B	None	Cn+4 or any F	In-Phase
tPLH tPHL	Ā,	B;	None	None	Remaining Ā. B. C <sub>n</sub>	C <sub>n+4</sub>	Out-of-Phase
IPLH IPHL	В,	None	Ā,	None	Remaining A, B, Cn	C <sub>n+4</sub>	In -Phase

#### LOGIC MODE TEST TABLE FUNCTION INPUTS: \$1 = \$2 = M = 4.5 V, \$0 = \$3 = 0 V

OTHER INPUT INPUT OTHER DATA INPUTS OUTPUT OUTPUT SAME BIT PARAMETER UNDER UNDER WAVEFORM APPL Y APPLY APPLY APPLY TEST TEST (See Note 4) 4.5 V GND GND 4.5 V Remaining <sup>t</sup>PLH Ā, ₿, None None Ē, Out-of-Phase  $\overline{A}$  and  $\overline{B}$ ,  $C_n$ IPHL 1PLH Remaining  $\overline{F}_{i}$ ₿, Ā, None None Out-of-Phase  $\overline{A}$  and  $\overline{B}$ ,  $C_{D}$ TPHL

NOTE 4: Load circuits and voltage waveforms are shown in Section 1.



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated