# SN54LS171, SN74LS171 QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

## SDLS135

- Contains Four Flip-Flops with Double Rail Outputs
- Buffered Clock and Clear Inputs
- Individual Data Inputs to Each Flip-Flop

#### description

These monolithic, positive-edge triggered flip-flops utilize the latest low-power Schottky circuitry to implement D-type flip-flop logic. They have a direct clear input and complementary outputs from each flip-flop.

Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive going pulse. When the clock input is at either the high or low level, the D input signal has no effect at the output.

#### logic diagram (positive logic)



Pin numbers shown are for D, J, N, and W packages.

DECEMBER 1983 - REVISED MARCH 1988

SN54LS171 J OR W PACKAGE SN74LS171 D OR N PACKAGE (TOP VIEW)									
10 1	16 VCC								
20 2	15 10								
20 3	14 1D								
2D 4	13 CLR								
3D 5	12 CLK								
30 6	11 4D								
30 7	10 40								
GND 8	9 40								

SN54LS171 . . . FK PACKAGE (TOP VIEW)



NC-No internal connection

#### FUNCTION TABLE (EACH FLIP-FLOP)

I	INPUTS			PUTS
CLR	CLK	D	٥	a
L	Х	x	L	Н
н	t	н	н	L
н	t	L	L	н
н	L	х	QO	āo

#### logic symbol<sup>†</sup>

CLR (13) CLK (12)		]
1D (14)	1D	(15) (1) 10
2D (4)		(3) (2) 20
3D (5)		(6) (7) 30
4D (11)		(10) 40 (9) 40

<sup>1</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



# SN54LS171, SN74LS171 QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

### schematics of inputs and outputs



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (See Note 1)		7 V
Input voltage		
Operating free-air temperature range:	SN54LS171 Circuits	
	SN74LS171 Circuits	0°C to 70°C
Storage temperature range		$\dots - 65^{\circ}$ C to $150^{\circ}$ C

NOTE 1: Voltage values are with respect to network ground terminal,

## recommended operating conditions

			SN54LS171		SN74LS171			1	
			MIN	NOM	MAX	MIN	NOM	MAX	
Vcc	Supply voitage		4,5	5	5.5	4.75	5	5.25	V
V <sub>IH</sub>	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.7			0.8	V
lон	High-level output current	•••••			- 0,4			- 0,4	mA
OL	Low-level output current	· · · · · · · · · · · · · · · · · · ·			4			8	mA
fclock	Clock frequency		0	· · · ·	20	Ó		20	MHz
tw	Width of clock or clear pulse		20			20		-	ns
+	Setup time	Data input	20			20	-		
t <sub>su</sub>	Clear	Clear inactive-state	25			25			ns
τ <sub>h</sub>	Data hold time	······································	5			5			ns
TA	Operating free-air temperature		- 55		125	0		70	°c

PARAMETER		,	TEST CONDITIONS <sup>†</sup>		SN54LS171		SN74LS171				
		· · · · · · · · · · · · · · · · · · ·	TEST CONDITIONS:			TYP‡	MAX	MIN	TYP‡	MAX	
⊻ік	Input clamp voltage	V <sub>CC</sub> = MIN.	II = — 18 mA				- 1.5			- 1.5	v
v <sub>он</sub>	High-level output voltage	$V_{CC} = MIN$ , $V_{IH} = 2V$ .		2.5	3.4		2.7	3.4		v	
Ve	Low-level output	V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V,	10L = 4 mA		0.25	0,4		0.25	0,4	V
VOL	voitage	VIL = MAX		IOL = 8 mA					0.35	0.5	V
ł	Input current at maximum input voltage	V <sub>CC</sub> = MAX,	V  = / V				0.1		·	0.1	mA
Чн	High-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.7 V				20			20	μA	
ήL	Low-level D inputs input All others	VCC = MAX,	V <sub>1</sub> = 0.4 V				- 0.4 - 0.2			- 0.4 - 0.2	mA mA
los§	Short-circuit output current	V <sub>CC</sub> = MAX,	V <sub>0</sub> = 0 V	_	20		- 100	- 20		- 100	mA
lcc	Supply current	V <sub>CC</sub> = MAX,	See Note 1			14	25		14	25	mΑ

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. <sup>‡</sup> All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25^{\circ}C$ .

§ Not more than one output should be shorted at a time and the duration of the short-circuit should not exceed one second.

NOTE 1: ICC is measured with all inputs grounded and all outputs open.

# switching characteristics, $V_{CC} = 5 V$ , $T_A = 25^{\circ}C$ (see note 2)

PARAMETER	FROM	то	TEST CO	NDITIONS		T			
	(INPUT)	(OUTPUT)	TEST CO	NUTTIONS	MIN	UNIT			
f <sub>max</sub>					20	30		MHz	
<sup>t</sup> PLH		0, 0				15	25	ПŚ	
<sup>t</sup> PHL	CLK	GLA	<u>u</u> , u	R <sub>L</sub> - 2 kΩ,	CL = 15 pF	_	18	30	пs
<sup>t</sup> PLH	<u> </u>	2				18	30	ns	
TPHL	CLR	۵				24	40	ns	

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated