SN54LS169B, SN54S169, SN74LS169B, SN74S169 SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTERS

OCTOBER 1976-REVISED MARCH 1988

- SDLS134
- Programmable Look-Ahead Up/Down Binary Counters
- Fully Synchronous Operation for Counting and Programming
- Internal Look-Ahead for Fast Counting
- · Carry Output for n-Bit Cascading
- Fully Independent Clock Circuit

description

These synchronous presettable counters feature an internal carry look-ahead for cascading in high speed counting applications. The 'LS169B and 'S169 are 4-bit binary counters. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the countenable inputs and internal gating. This mode of operation helps eliminate the output counting spikes that are normally associated with asynchronous (ripple-clock) counters. A buffered clock input triggers the four master-slave flip-flops on the rising (positive-going) edge of the clock waveform.

These counters are fully programmable; that is the outputs may each be preset to either level. The load input circuitry allows loading with the carry-enable output of cascaded counters. As loading is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the data inputs after the next clock pulse.

SN54LS169B, SN54S169	. J OR W PACKAGE
SN74LS169B, SN74S169	. D OR N PACKAGE
TOP MIEN	UN

()	UP VI	EVV)
U/D∏	ı U	16] <u>∨cc</u>
сік 🗋	2	15] RCO
▲□	3	14]QA
вД∙	4	13] 0 ₈
c∏:	5	12] a _c
оД«	5	11] <u>o</u>
	7	10[
	8	9	LOAD

SN54LS169B, SN54S169 ... FK PACKAGE





TYPE	TYPICAL I CLOCK FR	TYPICAL POWER	
	COUNTING UP	COUNTING DOWN	DISSIPATION
'LS169B	35MHz	35MHz	100mW
′S169	70MHz	55MHz	500mW

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are two count-enable inputs and a carry output. Both count enable inputs (\overline{ENP} , \overline{ENT}) must be low to count. The direction of the count is determined by the level of the up/down input. When the input is high, the counter counts up; when low, it counts down. Input \overline{ENT} is fed forward to enable the carry output. The carry output thus enabled will produce a low-level output pulse with a duration approximately equal to the high portion of the QA output when counting up and approximately equal to the low portion of the QA output when counting down. This low-level overflow carry pulse can be used to enable successive cascaded stages. Transitions at the \overline{ENP} or \overline{ENT} inputs are allowed regardless of the level of the clock input. All inputs are diode-clamped to minimize transmission-line effects, thereby simplifying system design.

These counters feature a fully independent clock circuit. Changes at control inputs (\overline{ENP} , \overline{ENT} , \overline{LOAD} , U/\overline{D}) that will modify the operating mode have no effect until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) will be dictated solely by the conditions meeting the stable setup and hold times.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the tarms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SN54LS169B, SN54S169, SN74LS169B, SN74S169 SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTERS

logic symbol[†]



 $^\dagger This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, N, and W packages.$



SN54LS169B, SN74LS169B SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTERS



logic diagram (positive logic)

Pin numbers shown are for D, J, N, and W packages.



SN54S169, SN74S169 SYNCHRONOUS 4 BIT UP/DOWN BINARY COUNTERS

logic diagram (positive logic)



Pin numbers shown are for D, J, N, and W packages.



typical load, count, and inhibit sequences

Illustrated below is the following sequence:

- 1. Load (preset) to binary thirteen
- 2. Count up to fourteen, fifteen (maximum), zero, one, and two
- 3. Inhibit
- 4. Count down to one, zero (minimum), fifteen, fourteen, and thirteen





SN54LS169B, SN74LS179B SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTERS

schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)	V
Input voltage	V
Operating free-air temperature range: SN54LS169B	
SN74LS169B	
Storage temperature range	С
TE 1: Voltage values are with respect to network ground terminal.	

recommended operating conditions

				SP	154LS1	69B	SN74LS169B			UNIT
				MIN	NOM	MAX	MIN	NOM	MAX	
Vcc	Supply voltage			4.5	5	5.5	4.75	5	5.25	V
VIH	High-level-input voltage			2			2			V
VIL	Low-level input voltage					0.7			0.8	V
10н	High-level output current		RCO			- 0.4			- 0.4	mA
-		Any Q			- 1.2			- 1.2	mΑ	
IQL Low-level output current	Low-level output current		RCO			4			8	mA
31			Any Q			12			24	mA
fclock	Clock frequency			0		20	0		20	MHz
tw(clock)	Width of clock pulse (high or low) (see Figure 1)		25			25			ns
		Data inputs	A, 8, C, D	30			30			
		ENP or EN	r	30			30]
t _{5U} Setup time, (see Figure 1)	Setup time, (see Figure 1)	Load		35			35			ns
	U/D		35			35			1	
t _h	Hold time at any input with respe	ct to clock (see Fig	ure 1)	0			0			ns
Τ _A	Operating free-air temperature			- 55		125	0		70	°C

SN54LS169B, SN74LS169B SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTERS

	TEST CONDITIONS [†]			SN54LS169B			SN	9B	1		
PARAMETER	_	TEST CONL	THONS	_	MIN	TYP [‡]	MAX	MIN	түр‡	MAX	UNIT
Vik	V _{CC} = MIN,	ij = — 18 mA					- 1.5		_	- 1.5	V
	V _{CC} = MIN,	V _{IH} = 2 V,	RCO	_ ^I ОН = - 0.4 mA	2.5	3.4		2.7	3.4		V
∨он	VIL = MAX		Απγ Ο	l _{OH} = – 1.2 mA	2.4	3.2		2.4	3.2		7 Y
V _{OL} V _{CC} = MIN, V _{IL} = MAX		RCO	^I ОН = 4 mA	1	0,25	0.4		0.25	0.4		
	V _{1H} ≠ 2 V,		IOL = 8 mA					0.35	0.5	- v	
		A-11 0	IOL = 12 mA		0.25	0.4		0.25	0.4		
			Any Q	IOL = 24 mA					0.35	0.5	1
	V _{CC} = MAX,	V1 = 7 V			T		0,1			0.1	- mA
Чн	V _{CC} = MAX,	V1 = 2.7 V					20			20	μA
		V 0.4.V	U/D, LO	AD, ENP, CLK			- 0.2			- 0.2	
	VCC - MAA,	↓ VI = 0.4 V	All othe	r inputs	[- 0.4			- 0.4	f mA
		ro≖MAX. Vo=0V —	RCO	·	- 20		- 100	- 20		- 100	mA
	VCC ~ MAA,		Any Q		- 30		- 130	- 30		- 130	
Icc	VCC = MAX,	See Note 2				28	45		28	45	mA

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

\$All typical values are at V_{CC} = 5 V, T_A = 25°C.

SNot more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 2: ICC is measured after applying a momentary 4.5 V, then ground, to the clock input with all other inputs grounded and the outputs open.

switching characteristics, V_{CC} = 5 V, T_A = 25°C (see note 3)

PARAMETER	то	TEST CONDITIONS						'LS169	B	
PARAMETER	(INPUT)	(OUTPUT)		MIN	TYP	MAX	ŲNIT			
fmax					20	35		MHz		
^t PLH	CLK	RCO	······································			26	40	ns		
TPHL	ULK					17	25	ns		
^t PLH	ENT	RCO		0 15 - 5		15	25	ns		
^t PHL	ENI	ENI	nco	R _L = 2 kΩ,	С _L ≈ 15 рF		11	20	115	
TPLH						23	35			
tPHL	u/D	RLU			_	15	25	ns		
^t PLH					16	25				
TPHL		Any U	R _L = 6 67 Ω,	С _L = 45 рF		17	25	П\$		

Propagation delay time from up/down to ripple carry must be measured with the counter at either a minimum or a maximum count. As the logic level of the up/down input is changed, the ripple carry output will follow. If the count is minimum (0), the ripple carry output transistion will be in phase. If the count is maximum (15), the ripple carry output will be out of phase.

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



SN54S169, SN74S169 SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTERS

schematics of inputs and outputs





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (See Note 4)	
input voitage	
Interemitter voltage (see Note 5)	5.5 V
Operating free-air temperature range:	SN54S169 (see Note 6)
	SN74S169 0°C to 70°C
Storage temperature range	

recommended operating conditions

		SN54S169			SN74S169			
		MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, VCC		4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH				- 1			- 1	mA
Low-level output current, IOL				20	1		20	mА
Clock frequency, fclock		0		40	0		40	MHz
Width of clock pulse, tw(clock) (high	or low) (see Figure 1)	10			10			กร
	Data inputs A, B, C, D	4			4			
	ENP or ENT	14			14			1
Setup time,t _{su} (see Figure 1)	Load	9			6			f ns
		20			20			}
Hold time at any input with respect to clock, tw (see Figure 1)		1			1			ns
Operating free-air temperature, TA Ise	Operating free-air temperature, TA (see Note 6)			125	0		70	°C

NOTES: 4. Voltage values, except interemitter voltage, are with respect to network ground terminal.

- 5. This is the voltage between two emitters of a multiple-emitter transistor. For these circuits, this rating applies between the count enable inputs ENP and ENT.
- 6. A SN54S169 in the W package operating at free-air temperatures above 91 °C requires a heat sink that provides a thermal resistance from case to free-air, R_{BCA}, of not more than 26 °C/W.



SN54S169, SN74S169 SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTERS

SN54S169 SN745169 PARAMETER TEST CONDITIONS[†] UNIT TYP[‡] MAX TYP[‡] MAX MIN MIN v VIH High-level input voltage 2 2 ٧ VIL Low-level input voltage 0.8 0.8 VIK Input clamp voltage $V_{CC} = MIN,$ $l_{1} = -18 \text{ mA}$ - 1.2 -1.2 ٧ $V_{CC} = MIN,$ $V_{\rm H} = 2 V$. VOH High-level output voltage 2.5 3.4 2.7 3.4 ٧ $V_{fL} = 0.8 V$, $I_{OH} = -1 \text{ mA}$ V_{CC} ≈ MIN, $V_{IH} = 2 V_{.}$ Vol Low-level output voltage 0.5 0.5 v loL = 20 mA $V_{1L} = 0.8 V_{2}$ Input current at maximum input voltage VCC = MAX. $V_1 = 5.5 V$ mА 1 1 h. ENT 100 100 IIH High-level input current 200 - 200 Load VCC = MAX, VI = 2.7 V - 10 10 μA Other inputs 50 50 ENT ~4 - 4 IL Low-level input current VCC - MAX, $V_{\rm I}$ = 0.6 V mΑ Other inputs - 2 - 2 IOS Short-circuit output current§ VCC - MAX, 40 - 100 - 100 mΑ - 40 ICC Supply current $V_{CC} = MAX.$ See Note 2 100 160 100 160 mΑ

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 ‡ All typical values are at V_CC = 5 V, T_A = 25 °C.

§ Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 2: ICC is measured after applying a momentary 4.5 V, then ground, to the clock input with all other inputs grounded and the outputs open.

PARAMETER	FROM	то		U,	́D – н	IGH	U/	UNIT			
PARAMETER (INPUT)	(OUTPUT)	(OUTPUT) TEST CONDITIONS		түр	MAX	MIN	TYP	MAX			
f _{max}				40	70		40	55		MHz	
^{TPLH}	CLK	RCO			14	21		14	21	ns	
^t PHL	ULK				20	28	Γ	20	28	113	
tPLH	CLK	Any Q		$C_{L} = 15 \text{pF},$ $A_{ny} \Omega$ $B_{L} = 280 \Omega,$ See Figures 2 and 3		8	15		8	15	ns
^T PHL	ULK					11	15		17	15	
IPLH	ÉNT	00R	and Note 3		7.5	11		6	12		
tPHL	ENT	нсо			15	22		15	25	ns	
₹₽LHŶ			1		9	15		8	15		
tPHL◇	σ/υ	RCO			10	15		16	22	ns	

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$

[¶] t_{max} = maximum clock frequency

 t_{PLH} = propagation delay time, low-to-high-level output

tpHL = propagation delay time, high-to-low-level output

Propagation delay time from up/down to ripple carry must be measured with the counter at either a minimum or a maximum count. As the logic level of the up/down input is changed, the ripple carry output will follow. If the count is minimum (0), the ripple carry output transition will be in phase. If the count is maximum (15 for '\$169), the ripple carry output will be out of phase.

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



SN54LS169B, SN54S168, SN74LS169B, SN74S169 SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTERS



VOLTAGE WAVEFORMS

NOTES: A. The input pulses are supplied by a generator having the following characteristics: PRR \leq 1 MHz, duty cycle \leq 50%, Z_{out} \approx 50 Ω; for 'LS169B, t_r \leq 15 ns; t_f \leq 6 ns, and for 'S169, t_r \leq 2.5 ns, t_f \leq 2.5 ns. B. For 'LS169B, V_{ref} = 1.3 V; for 'S168 and 'S169, V_{ref} = 1.5 V.

FIGURE 1-PULSE WIDTHS, SETUP TIMES, HOLD TIMES



VOLTAGE WAVEFORMS

- NOTES: A. The input pulses are supplied by a generator having the following characteristics: PRR \leq MHz, duty cycle \leq 50%, Z_{out} \approx 50 Ω; for 'LS169B, t_f \leq 15 ns, t_f \leq 5 ns; and for 'S169, t_f \leq 2.5 ns, t_f \leq 2.5 ns,
 - B. tpLH and tpHE from enable T input to ripple carry output assume that the counter is at the maximum count, all Q outputs high. C. For 'LS169B, $V_{ref} = 1.3 V$; for 'S169, $V_{ref} = 1.5 V$.
 - D. Propagation delay time from up/down to ripple carry must be measured with the counter at either a minimum or a maximum count. As the logic level of the up/down input is changed, the ripple carry output will follow. If the count is minimum (0) the ripple carry output transition will be in phase. If the count is maximum (15), the ripple carry output will be out of phase.

FIGURE 2-PROPAGATION DELAY TIMES TO CARRY OUTPUT



SN54LS169B, SN54S169, SN74LS169B, SN74S169 SYNCHRONOUS 4-BITUP/DOWN BINARY COUNTERS



PARAMETER MEASUREMENT INFORMATION

UP-COUNT VOLTAGE WAVEFORMS

- NOTES: A. The input pulses are supplied by a generator having the following characteristics: PRR \leq 1 MHz. duty cycle \leq 50%, $Z_{out} \approx 50 \ \Omega$; for 'LS1698, tr \leq 15 ns; tr \leq 6 ns, and 'S169, tr \leq 2.5 ns, tr \leq 2.5 ns. Vary PRR to measure fmax. B. Outputs Q_D and carry are tested at t_{n+16} , where t_n is the bit-time when all outputs are low. C. For 'LS169B, $V_{ref} = 1.3$ V; for 'S169, $V_{ref} = 1.5$ V.

FIGURE 3-PROPAGATION DELAY TIMES FROM CLOCK



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated