### SDLS132

- Combines Decoder and 3-Bit Address Latch
- Incorporates 2 Enable Inputs to Simplify Cascading
- Low Power Dissipation . . . 65 mW Typ

#### description

The 'LS137 is a three-line to eight-line decoder/demultiplexer with latches on the three address inputs. When the latch-enable input ( $\overline{GL}$ ) is low, the 'LS137 acts as a decoder/demultiplexer. When  $\overline{GL}$  goes from low to high, the address present at the select inputs (A,B, and C) is stored in the latches. Further address changes are ignored as long as  $\overline{GL}$  remains high. The output enable controls, G1 and  $\overline{G2}$ , control the state of the outputs independently of the select or latch-enable inputs. All of the outputs are high unless G1 is high and  $\overline{G2}$  is low. The 'LS137 is ideally suited for implementing glitch free decoders in strobed (stored-address) applications in bus-oriented systems.

# SN54LS137, SN74LS137 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS WITH ADDRESS LATCHES

D2416, JUNE 1978-REVISED MARCH 1988

	(TOP VIEW)												
A B C GL G G2 G1 97 GND	$\begin{array}{c c} C & 3 & 14 \\ \hline C & 3 & 14 \\ \hline GL & 4 & 13 \\ \hline C & 5 & 12 \\ \hline C & 5 & 12 \\ \hline C & 7 \\ \hline \end{array}$												

SN54LS137 . . .FK PACKAGE (TOP VIEW)



NC - No internal connection



#### schematics of inputs and outputs

PRODUCTION DATA documents contain information current as of publication date. Products conform to apocifications per the ter s of Texas Instruments standard warranty. Production processing does not necessarily include testing of the termenters.



# SN54LS137, SN74LS137 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS WITH ADDRESS LATCHES

logic symbols<sup>†</sup>



				1	FUI	NCT	ION	TAB	LE				
	11	1PU	TS					,					
EM	ABI	18	SE	LĘ	ст		OUTPUTS						
GL	G1	G2	С	в	A	YO	<b>Y1</b>	¥2	<b>Y</b> 3	¥4	¥5	¥6	¥7
х	х	Н	х	Х	Х	н	Н	н	Н	Н	н	н	н
х	L	x	x	х	х	н	н	н	н	н	н	н	н
L	н	L	L	L	L	L	Н	н	н	Н	н	н	н
L	н	L	Ł	L	н	н	L	٠H	н	н	н	н	н
L	н	L	L	н	L	н	н	L	н	Н	н	н	н
L	н	L	L	н	н	н	Н	н	L	н	н	н	н
L	н	L	H	L	L	H	н	н	н	L	н	н	Ĥ
L	H	L	н	L	н	н	н	н	н	н	L	н	н
L	н	L	н	н	L	н	н	М	н	н	н	L	н
L	н	Ł	н	н	Н	н	н	н	н	н	н	н	L
				~	x	Qui	tput	corre	espo	ndin	g to :	store	d
н	н	L	X	×	~	add	ress	L; a	ll ot	hers,	н		

H = high level, L = low level, X = irrelevant

 $^{\dagger}$  These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, N, and W packages.



# SN54LS137, SN74LS137 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS WITH ADDRESS LATCHES

logic diagram (positive logic)



Pin numbers shown are for D, J, N, and W packages.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (See Note 1)
Input voltage
Operating free-air temperature range: SN54LS137
SN74LS137
Storage temperature range

NOTE 1: Voltage values are with respect to network ground terminal.



## SN54LS137, SN74LS137 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS WITH ADDRESS LATCHES

recommended operating conditions

	SI	SN54L\$137				SN74LS137			
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT		
Supply voltage, VCC	4.5	5	5.5	4.75	5	5.25	V		
High-level output current, IOH			-400			-400	μA		
Low-level output current, IOL			4			8	mΑ		
Width of enabling pulse at GL, tw	15			15			ns		
Setup time at A, B, and C inputs, t <sub>su</sub>	10			10			ns		
Hold time at A, B, and C inputs, th	10		-	10			ns		
Operating free-air temperature, TA	-55		125	0		70	°C		

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		TERT CONDUCTIONS			SN54LS137			S			
	PARAMETER	163	T CONDITIONS	1	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIH	High-level input voltage				2			2			V
VIL	Low-level input voltage	[					0.7			0.8	V
$V_{1K}$	Input clamp voltage	Vcc = MIN,	4m 8t- = 1				-1.5	<u> </u>		-1.5	V
VOH	High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = V <sub>IL</sub> max,	V <sub>IH</sub> = 2 V, I <sub>OH</sub> = -400 µA	<u></u>	2.5	3.5		2.7	3.5		v
	Low-level output voltage	V <sub>CC</sub> = MIN.	VIH = 2 V,	IOL = 4 mA		0.25	0.4		0.25	0.4	
VOL	cownever output vortage	V <sub>IL</sub> = V <sub>IL</sub> max		IOL = 8 mA	-				0.35	0.5	1 `
4	Input current at maximum input voltage	V <sub>CC</sub> = MAX,	Vi = 7 V		[	- <u>-</u> , .,	0.1			0.1	mA
ЧΗ	High-level input current	V <sub>CC</sub> = MAX,	VI = 2.7 V			_	20			20	μA
1		V <sub>CC</sub> = MAX,	VI - 0.4 V	Enable	1		-0.4	[		-0.4	
٩Ľ	Law-level input current			A, B, C			-0.2			~0.2	mA mA
los	Short-circuit output current \$	VCC - MAX		•	-20		-100	-20		-100	mA
<sup>i</sup> cc	Supply current	V <sub>CC</sub> - MAX,	See Note 2			11	18		11	18	mΑ

<sup>1</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>5</sup>Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 2:  $\{_{CC}\ is tested with all inputs grounded and all outputs open.$ 

## switching characteristics, $V_{CC} = 5 V$ , $T_A = 25^{\circ}C$ , see note 3

PARAMETER¶	FROM (INPUT)	TO (OUTPUT)	LEVELS OF DELAY	TEST CONDITIONS	MIN	TYP	мах	UNIT
тр <u>г</u> н	<u> </u>	A.B.C. Y 2		11	17			
тенг	A, B, C	Ŷ	4	CL = 15 pF, FL = 2 kΩ,		25	38	- ns
tPLH		Ŷ	3			16	24	
трнг	A, B, C	Ŷ	3			19	29	- ns
<sup>t</sup> PLH	Enable G2	Y	2			13	21	
	Enable G2	Ŷ	2			16	27	- ns
<sup>t</sup> PLH			3	See Note 3		14	21	
1PHL	Enable G1	Y	3			18	27	- 115
*PLH	Enable GL		3			18	27	
трнг	Chable GL	¥	4			25	38	ns

 $\P_{\text{TPLH}} \approx$  propagation delay time, low-to-high-level output,

tpHL = propagation delay time, high-to-low-level output.

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated