## SDLS128

TYPICAL MAXIMUM	TYPICAL
CLOCK FREQUENCY	POWER DISSIPATION
36 MHz	195 mW
36 MHz	65 mW
	CLOCK FREQUENCY 36 MHz

### description

These 4-bit registers feature parallel and serial inputs, parallel outputs, mode control, and two clock inputs. The registers have three modes of operation:

Parallel (broadside) load Shift right (the direction  $Q_A$  toward  $Q_D$ ) Shift left (the direction QD toward QA)

Parallel loading is accomplished by applying the four bits of data and taking the mode control input high. The data is loaded into the associated flip flops and appears at the outputs after the high-to-low transition of the clock-2 input. During loading, the entry of serial data is inhibited.

Shift right is accomplished on the high-to-low transition of clock 1 when the mode control is low; shift left is accomplished on the high-to-low transition of clock 2 when the mode control is high by connecting the output of each flip-flop to the parallel input of the previous flip-flop (QO to input C, etc.) and serial data is entered at input D. The clock input may be applied commonly to clock 1 and clock 2 if both modes can be clocked from the same source. Changes at the mode control input should normally be made while both clock inputs are low; however, conditions described in the last three lines of the function table will also ensure that register contents are protected.

#### SN5495A, SN54LS95B . . . J OR W PACKAGE SN7495A ... N PACKAGE SN74LS95B . . . D OR N PACKAGE (TOP VIEW) Ui₄⊟Vcc SER 🗗 130 QA A ∐2 1200B в 🖬 з 110 QC C □́4 D D 10 0D <sub>9</sub>⊟ СLК 1 MODE 6 8 CLK 2 GND 17 SN54LS95B ... FK PACKAGE (TOP VIEW) 20 19 в] 18 🗍 🛛 🛛 🛛 4 NC 5 17 NC 16[] QC С 6 NC ]7 15 (INC D]]8 14 🛛 QD

10 11 12 13

CF.

NC - No internal connection

GND

	SERIAL								OUT	PUTS	
MODE	CLO	CKS	CCOLAL	PARALLEL				0.	0.B	ac	ap
CONTROL	2 (L)	1 (R)	SERIAL	A	8	С	D	۵A	B	ખા	<u>~</u> 0
H	н	x	X	X	x	x	x	0 <sub>A0</sub>	a <sub>B0</sub>	0 <sub>CO</sub>	0 <sup>00</sup>
н	4	х	x	a	b	c	đ	а	b	с	đ
н	Ļ	х	×	QBt	Q <sub>C</sub> †	QDt	đ	0 <sub>Bn</sub>	Q <sub>Cn</sub>	Q <sub>Dn</sub>	d
L	ί ι	н	×	x	х	х	х	0 <sub>A0</sub>	α <sub>во</sub>	aco	000
L	×	ţ	н	X	х	х	х	н	0 <sub>An</sub>	0 <sub>Bn</sub>	QCn
L	×	Ļ	<u>і</u> г	x	х	х	х	[ L	Q <sub>An</sub>	QBn	QCn
Ť	L	Ł	x I	x	х	х	x	0 <sub>A0</sub>	0 <sub>B0</sub>	Q <sub>CO</sub>	OD0
ł	L	L	×	x	х	х	х	a <sub>A0</sub>	а <sub>во</sub>	aco	a <sub>00</sub>
1	) L	н	×	X	х	х	х	QA0	$\alpha_{BO}$	QC0	$a_{DO}$
t	н	L	×	x	х	x	x	a <sub>A0</sub>	QB0	QC0	0 <sub>D0</sub>
ŧ	н	н	x	x	x	x	х	0 <sub>A0</sub>	0 <sub>80</sub>	Ω <sub>CO</sub>	٥٥٥

FUNCTION TABLE

<sup>1</sup>Shifting left requires external connection of  $\Omega_B$  to A,  $\Omega_C$  to B, and  $\Omega_D$  to C. Serial data is entered at input D. H = high level (steady state), L = low level (steady state}, X = irrelevant (any input, including transitions)

1 = transition from high to low level, 1 = transition from low to high level

a, b, c, d = the level of steady-state input at inputs A, B, C, or D, respectively.

 $\Omega_{A0}, \Omega_{B0}, \Omega_{C0}, \Omega_{D0}$  = the level of  $\Omega_{A}, \Omega_{B}, \Omega_{C}$ , or  $\Omega_{D}$ , respectively, before the indicated steady-state input conditions were established.

 $\Omega_{An}$ ,  $\Omega_{Bn}$ ,  $\Omega_{Cn}$ ,  $\Omega_{Dn}$  = the level of  $\Omega_A$ ,  $\Omega_B$ ,  $\Omega_C$ , or  $\Omega_D$ , respectively, before the most-recent 1 transition of the clock

PRODUCTION DATA documents contain information current as of publication date. Products conform la specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



## SN5495A, SN54LS95B, SN7495A, SN74LS95B **4-BIT PARALLEL-ACCESS SHIFT REGISTERS** MARCH 1974 - REVISED MARCH 1988

# SN5495A, SN54LS95B, SN7495A, SN74LS95B 4-BIT PARALLEL-ACCESS SHIFT REGISTERS

logic symbol<sup>†</sup>



 $^\dagger$  This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, N, and W packages.

#### logic diagram (positive logic)





# SN5495A, SN54LS95B, SN7495A, SN74LS95G 4-BIT PARALLEL-ACCESS SHIFT REGISTERS



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

	SN54'	SN54LS	SN74'	SN74LS	UNIT
Supply voltage, VCC (see Note 1)	7	7	7	7	V
Input voltage	5.5	7	5.5	7	V
Interemitter voltage (see Note 2)	5.5		5.5	1	V
Operating free-air temperature range	- 55	5 to 125 O to 70			°C
Storge temperature range	- 65	- 65 to 150			°C

NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.

2. This is the voltage between two emitters of a multiple-emitter input transistor. This rating applies between the clock-2 input and the mode control input of the '95A,



. .

## SN5495A, SN7495A 4-BIT PARALLEL-SHIFT REGISTERS

recommended operating conditions

	SN5495A			SN7495A			
1	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V <sub>CC</sub>	4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH			-800	[		-800	μA
Low-level output current, IOL			16			16	mA
Clock frequency, fclock	0		25	0	A	25	MHz
Width of clock pulse, tw(clock) (See Figure 1)	20			20			ns
Setup time, high-level or low-level data, tsu (See Figure 1)	15			15			ns
Hold time, high-level or low-level data, th (See Figure 1)	0			0			ns
Time to enable clock 1, tenable 1 (See Figure 2)	15			15			ns
Time to enable clock 2 (See Figure 2)	15		_	15			កទ
Time to inhibit clock 1, tinhibit 1 (See Figure 2)	5			5			ns
Time to inhibit clock 2, tinhibit 2 (See Figure 2)	5			5			пs
Operating free-air temperature, TA	-55		125	0		70	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER				SN5495	A		UNIT			
PARAMETER			TEST CONDITIONS <sup>†</sup>	MIN	TYP‡	MAX	MIN	TYP	MAX	
Viн	High-level input vol	tage		2			2			V
VIL	Low-level input vol	tage		1	•	8.0			0.8	V
Vік	Input clamp voltage	2	$V_{CC} = MIN$ , $I_I = -12 \text{ mA}$	1		-1.5			-1.5	V
∨он	High-level output v	oltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>OH</sub> = -800 μA	2.4	3.4		2.4	3.4		v
VOL	Low-level output voltage		$V_{CC} = MIN, V_{IH} = 2 V,$ $V_{IL} = 0.8 V, V_{OL} = 16 mA$		0.2	0.4		0.2	0.4	v
l <sub>t</sub>	Input current at maximum input voltage		V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V			1		•	1	mA
цы	High-level	Serial, A, B, C, D, Clock 1 or 2	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.4 V			40			40	μA
	input current	Mode control				80			80	1
hε	Low-level	Clock 1 or 2	V <sub>CC</sub> = MAX, V <sub>1</sub> = 0.4 V			1.6			- 1.6	mA
	input current	Mode control				-3.2			-3.2	]
los	Short-circuit output current§		V <sub>CC</sub> = MAX	-18		-57	-18		-57	mA
Icc	Supply current		V <sub>CC</sub> = MAX, See Note 3		39	63		39	63	mΑ

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>2</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.

 $^{5}$  Not more than one output should be shorted at a time.

NOTE 3: ICC is measured with all outputs and serial input open; A, B, C, and D inputs grounded; mode control at 4.5 V; and a momentary 3 V, then ground, applied to both clock inputs.

## switching characteristics, $V_{CC} = 5 V$ , $T_A = 25^{\circ}C$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
fmax Maximum clock frequency	$C_{1} = 15  \rho F$ , $R_{1} = 400  \Omega$ .	25	36	_	MHZ
tPLH Propagation delay time, low-to-high-level output from clock	CL = 15 pF, RL = 400 Ω, See Figure 1		18	27	ns
tPHL Propagation delay time, high-to-low-level output from clock			21	32	ns



# SN54LS95B, SN74LS95B 4-BIT PARALLEL-ACCESS SHIFT REGISTERS

## recommended operating conditions

	SI	SN54LS95B			SN74LS95B		
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, VCC	4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH			-400			-400	μA
Low-level output current, IOL			4	<u> </u>		8	mA
Clock frequency, fclock	0		25	0		25	MHz
Width of clock pulse, tw(clock) (see Figure 1)	20			20			ns
Setup time, high-level or low-level data, t <sub>SU</sub> (see Figure 1)	20			20			กร
Hold time, high-level or low-level data, th (see Figure 1)	20			10			ns
Time to enable clock 1, tenable 1 (see Figure 2)	20			20			ns
Time to enable clock 2, tenable 2 (see Figure 2)	20			20		_	ns
Time to inhibit clock 1, tinhibit 1 (see Figure 2)	20			20			ns
Time to inhibit clock 2, tinhibit 2 (see Figure 2)	20			20			ns
Operating free-air temperature, TA	-55		125	0		70	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		· _ · · · · · · · · · · · · · · · · · ·		SI	N54LS9	5B	SN74LS958				
PARAMETER		TEST CO	TEST CONDITIONS <sup>†</sup>		TYP‡	MAX	MIN	т <b>үр</b> ‡	MAX	UNIT	
VIH	High-level input voltage			2			2			V	
VIL	Low-level input voltage			I		0.7			0.8	V	
Vik	Input clamp voltage	V <sub>CC</sub> = MIN,	l <sub>l</sub> '= –18 mA	1		-1.5			1.5	V V	
Vон	High-level output voltage	V <sub>CC</sub> = MIN, V <sub>1L</sub> - V <sub>1L</sub> max,	V <sub>IH</sub> = 2 V, I <sub>OH</sub> = -400 μA	2.5	3.4		2.7	3.4		V	
VOL	Low-level output voltage	V <sub>CC</sub> - MIN,	10L = 4 mA		0.25	0.4		0.25	0.4		
		V <sub>1H</sub> = 2 V, V <sub>1L</sub> ∼ V <sub>1L</sub> max	10L = 8 mA					0.35	0.5		
4	Input current at maximum input voltage	V <sub>CC</sub> = MAX.	V1 = 7 V			0.1		<del>_</del>	0.1	mA	
Чн	High-level input current	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 2.7 V			20			20	μΑ	
hε	Low-level input current	V <sub>CC</sub> - MAX	V1 = 0.4 V			-0.4	<u> </u>		-0.4		
los	Short-circuit output current \$	V <sub>CC</sub> = MAX		-20		-100	-20		-100		
<sup>I</sup> CC	Supply current	V <sub>CC</sub> = MAX,	See Note 3		13	21		13	21	mΑ	

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

\* All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25 \,^{\circ}C$ .

§ Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 3: ICC is measured with all outputs and serial input open; A, B, C, and D inputs grounded; mode control at 4.5 V; and a momentary 3 V. then ground, applied to both clock inputs.

# switching characteristics, VCC = 5 V, TA = $25^{\circ}$ C

PARAMETER	TEST CONDITIONS	MIN	TYP	МАХ	UNIT
fmax Maximum clock frequency	$C_1 = 15  \text{pF},  R_1 = 2  \text{k}\Omega$	25	36		MHZ
tPLH Propagation delay time, low-to-high-level output from clock	See Figure 1	. <u> </u>	18	27	ns
tpHL Propagation delay time, high-to-low-level output from clock		1	21	32	

Texas **INSTRUMENTS** POST OFFICE BOX 655012 . DALLAS, TEXAS 75265

## SN5495A, SN54LS95B, SN7495A, SN74LS95B 4-BIT PARALLEL-ACCESS SHIFT REGISTERS



- NOTES: A. Input pulses are supplied by a generator having the following characteristics:  $t_f \le 10$  ns,  $t_f \le 10$  ns, and  $Z_{out} \approx 50 \Omega$ . For the data pulse generator, PRR = 500 kHz; for the clock pulse generator, PRR = 1 MHz. When testing  $f_{max}$ , vary PRR. For '95A,  $t_w$ (data)  $\ge 20$  ns,  $t_w$ (clock)  $\ge 15$  ns. For 'LS95B,  $t_w$ (data)  $\ge 20$  ns,  $t_w$ (clock)  $\ge 15$  ns.
  - B. CL includes probe and jig capacitance.
  - C. All diodes are 1N3064 equivalent.
  - D. For '95A,  $V_{ref}$  = 1.5 V; for 'LS95B,  $V_{ref}$  = 1.3 V.

#### VOLTAGE WAVEFORMS FIGURE 1-SWITCHING TIMES



## SN5495A, SN54LS95B, SN7495A, SN74LS95B 4-BIT PARALLEL-ACCESS SHIFT REGISTERS



NOTES: A. Input is at a low level.

B. For '95A, V<sub>ref</sub> = 1.5 V; for 'LS958, V<sub>ref</sub> = 1.3 V.

VOLTAGE WAVEFORMS FIGURE 2 CLOCK ENABLE/INHIBIT TIMES

.



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated