SN5476, SN54LS76A, SN7476, SN74LS76A DUAL J-K FLIP-FLOPS WITH PRESET AND CLEAR DECEMBER 1983-REVISED MARCH 1988

- Package Options Include Plastic and Ceramic DIPs and Ceramic Flat Packages
- Dependable Texas Instruments Quality and Reliability

description

٦

The '76 contains two independent J-K flip-flops with individual J-K, clock, preset, and clear inputs. The '76 is a positive-edge-triggered flipflop. J-K input is loaded into the master while the clock is high and transferred to the slave on the high-to-low transition. For these devices the J and K inputs must be stable while the clock is high.

The 'LS76A contain two independent negativeedge-triggered flip-flops. The J and K inputs must be stable one setup time prior to the highto-low clock transition for predicatble operation. The preset and clear are asynchronous active low inputs. When low they override the clock and data inputs forcing the outputs to the steady state levels as shown in the function table.

The SN5476 and the SN54LS76A are characterized for operation over the full military temperature range of -55 °C to 125 °C. The SN7476 and the SN74LS76A are characterized for operation from 0 °C to 70 °C.

SN5476, SN54LS76A ... J PACKAGE SN7476 ... N PACKAGE SN74LS76A ... D OR N PACKAGE (TOP VIEW) 1 CLK 1 016 1K 1 PRE 2 15 10

	15 🛛 10
1 <u>CLR</u> []3	14 🗍 1 🖸
1 J ∐ 4	13 🛛 GND
vcc⊒⁵	12 🗌 2 K
2CLK 6	11 🛛 20
2 PRE 7	10 20
	9 🛛 2 J



	IN	PUTS			OUTI	PUTS
PRE	CLR	CLK	J	к	Q	ā
L	н	х	x	x	н	L
Н	L	х	х	х	L L	н
L	L	x	х	×	н†	нt
н	н	л	L.	L	Q0	<u>a</u>
н	н	л	н	L	н	L
н	н	л	L	н	L	н
н	н	л	н	н	тос	GLE

'L\$76A FUNCTION TABLE

	IN	ουτι	PUTS			
PRE	CLR	CLK	J	к	Q	a
L	н	x	х	X	н	L
н	L	х	х	х	L	н
L	L	х	х	х	, нţ	Нţ
н	н	Ļ	L.	L	Q0	$\overline{\alpha}_0$
н	н	Ļ	н	L	н	L
н	н	ţ	L	н	L	н
н	н	ŧ	н	н	TOGGLE	
н	н	н	x	х	00	\overline{a}_0

[†] This configuration is nonstable; that is, it will not persist when either preset or clear returns to its inactive (high) lavel.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SN5476, SN7476 DUAL J-K FLIP-FLOPS WITH PRESET AND CLEAR





SN5476, SN54LS76A, SN7476, SN74LS76A DUAL J-K FLIP-FLOPS WITH PRESET AND CLEAR



logic symbols[†]



76

[†]These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

schematics of inputs and outputs







SN5476, SN54LS76A, SN7476, SN74LS76A DUAL J-K FLIP-FLOPS WITH PRESET AND CLEAR

schematics of inputs and outputs (continued)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	 7 V
Input voltage: '76	5.5 V
'LS76A	7 V
Operating free-air temperature range: SN54'	-55°C to 125°C
SN74'	0°C to 70°C
Storage temperature range	~65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.



recommended operating conditions

			SN5476			SN7476			
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Ycc	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage		2			2			V
VIL.	Low-level input voltage				0.8			0.8	V
юн	High-level output current				- 0.4			- 0.4	mA
IOL	Low-level output current				16			16	mA
		CLK high	20			20			
tw	Pulse duration	CLK low	47			47			ាន
		PRE or CLR low	25			25	_	_	T
tsu	Input setup time before CLK f		0			0			ns
th	Input hold time-data after CLK 1		0			0			ns
TA	Operating free-air temperature		- 55		125	Û		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER		TEST CONDITIE			SN5476					
PARAMETER			UN9.	MIN	TYP‡	MAX	MIN	TYP‡	MAX	
Vik	Vcc = MIN,	i _l ≖ – 12 mA				- 1.5			- 1.5	V
Maria	Vcc = MIN,	V _{IH} = 2 V,	V _{IL} ≠ 0.8 V,	V, 2.4 3.4			2.4	3.4		v
∨он	I _{OH} = 0.4 mA			2.4	3.4		2.4	3.4		ľ
	VCC = MIN,	V _{IH} = 2 V,	V _{IL} = 0.8 V,		0.2	0.4		0.2 (0.4	v
VOL	IOL = 16 mA				0.2	0.4			0.4	ľ
4	VCC = MAX,	V ₁ = 5.5 V				1	<u> </u>		1	mA
J or K	Vcc = MAX,	VI = 2.4 V				40			40	μA
IH All other	VCC - MAA,	V - 2.4 V				80			80	μ μ Α
J or K		VI = 0.4 V				- 1.6			- 1.6	
IL All other 1	Vcc = MAX,	V] = 0.4 V				- 3.2			- 3.2	mA
los§	V _{CC} = MAX			- 20		- 57	- 18		- 57	mΑ
lcc#	VCC = MAX,	See Note 2			10	20		10	20	mА

⁺ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡]All typical values are at V_{CC} = 5 V, T_A = 25 °C.

§Not more than one output should be shorted at a time.

Clear is tested with preset high and preset is tested with clear high.

#Average per flip-flop.

Ż

NOTE 2: With all outputs open, I_{CC} is measured with the Q and \overline{Q} outputs high in turn. At the time of measurement, the clock input is grounded.

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$ (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CON	DITIONS	MIN	түр	MAX	UNIT
•fmax					15	20		MHz
^t PLH		QorQ				16	25	ns
^t PHL	FREGICEN	40.4	RL = 400 Ω,	CL = 15 pF		25	40	ris
^t PLH	CLK	Q or Q				16	25	ns
^t PHL	ULN					25	40	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



SN54LS76A, SN74LS76A DUAL J-K FLIP-FLOPS WITH PRESET AND CLEAR

recommended operating conditions

			S	N54LS7	6A	SN74LS76A			
			MIN	NOM	MAX	MIN	NOM	MAX	
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.75	V
VIН	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.7			0.8	V
юн	High-level output current				- 0.4	1		- 0.4	mA
10L	Low-level output current				4			8	mA
fclock	Clock frequency		0		30	0		30	MHz
•	Pulse duration	CLK high	20			20			
t _w		PRE or CLR low	25			25			ាន
		data high or low	20			20			
t _{su}	Setup time before CLK I	CLR inactive	20			20			ns
	PRE inactive		25		-	25			1
th	Hold time-data after CLK↓		0			0			лş
TA	Operating free-air temperature		- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIO		S	N54LS7	6A	s	N74L\$7	6A		
	PANAMETER			- 2010	MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	UNIT	
VIK		V _{CC} = MIN,	lj = – 18 mA				- 1.5			- 1.5	v	
vон	ł	V _{CC} = MIN, I _{OH} = - 0.4 mA	V _{IH} = 2 V,	VIL = MAX,	2.5	3.4		2.7	3.4		v	
¥		V _{CC} = MIN, I _{OL} = 4 mA	V _{IL} = MAX,	V _{IH} = 2 V,		0.25	0.4		0.25	0.4		
VOL		V _{CC} = MIN, IOL = 8 mA	V _{IL} = MAX,	V _{IH} = 2 V,			0.35	0.5				
	J or K			·			0.1			0.1		
4	CLR or PRE	V _{CC} = MAX,	V ₁ = 7 V				0.3			0.3	mA	
	CLK						0.4			0.4]	
	J or K						20			20		
ЧH	CLR or PRE	V _{CC} = MAX,	V ₁ = 2.7 V				60			60	μА	
	CLK						80			80	1	
ь.	J or K	Vcc = MAX.	V1 = 0.4 V				- 0.4			- 0.4		
111	All other		vi - 0.4 v				- 0.8			- 0.8	mΑ	
losŝ		V _{CC} = MAX.	See Note 4		- 20		- 100	- 20		- 100	mA	
Icc (Total)	V _{CC} = MAX,	See Note 2			4	6		4	6	mA	

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

§Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

NOTE 2: With all outputs open, I_{CC} is measured with the Q and \overline{Q} outputs high in turn. At the time of measurement, the clock input is grounded.

NOTE 4: For certain devices where state commutation can be caused by shorting an output to ground, an equivalent test may be performed with V_O = 2.25 V and 2.125 V for the 54 family and the 74 family, respectively, with the minimum and maximum limits reduced to one half of their stated values.

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$ (see note 3)

PARAMETER	FROM (INPUT)	то (оитрит)	TEST CONDITIONS	MIN	Түр	MAX	UNIT
fmax				30	45		MHz
^T PLH	PRE, CLR or CLK	aora	$R_{L} = 2 k \Omega$, $C_{L} = 15 pF$		15	20	ns
^t PHL	PRE, CLR or CLK	uoru			15	20	ПS

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated