SDLS120

FL		N TAB	ιLE
INP	UTS	OUT	PUTS
D	С	a	a
L	H	L	н
н	н	н	L
х	L	<b>Q</b> 0	$\overline{\mathbf{Q}}_0$

H = high level, L = low level, X = irrelevant

 $\Omega_0$  = the level of  $\Omega$  before the high-to-low transition of G

### description

2

These latches are ideally suited for use as temporary storage for binary information between processing units and input/output or indicator units. Information present at a data (D) input is transferred to the Q output when the enable (C) is high and the Q output will follow the data input as long as the enable remains high. When the enable goes low, the information (that was present at the data input at the time the transition occurred) is retained at the Q output until the enable is permitted to go high.

The '75 and 'LS75 feature complementary Q and  $\overline{Q}$  outputs from a 4-bit latch, and are available in various 16-pin packages. For higher component density applications, the '77 and 'LS77 4-bit latches are available in 14-pin flat packages.

These circuits are completely compatible with all popular TTL families. All inputs are diode-clamped to minimize transmission-line effects and simplify system design. Series 54 and 54LS devices are characterized for operation over the full military temperature range of -55 °C to 125 °C; Series 74, and 74LS devices are characterized for operation from 0°C to 70 °C.

### SN5475, SN5477, SN54LS75, SN54LS77, SN7475, SN74LS75 4-BIT BISTABLE LATCHES MARCH 1974 – REVISED MARCH 1988



NC - No internal connection

#### logic symbols<sup>†</sup>



<sup>†</sup>These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (See Note 1)			 	 <b>.</b>	<b>.</b>	 			· • ·	 •••				. 7 V
Input voltage: '75, '77			 	 		 				 				5.5 V
'LS75, 'LS77			 	 		 	• • •			 				. 7 V
Interemitter voltage (see Note 2)			 	 		 				 				5.5 V
Operating free-air temperature range:	SN541	• • • •	 	 		 				 	_	55°	C to	125°C
	SN741	· · · ·	 	 		 				 	,	0 ٩	C to	o 70°C
Storage temperature range			 	 		 • • •		•••	•••	 	_	65°	C to	150°C

NOTES: 1. Voltage values are with respect to network ground terminal.

2. This is the voltage between two emitters of a multiple-emitter input transistor and is not applicable to the 'LS75 and 'LS77.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



# SN5475, SN5477, SN54LS75, SN54LS77, SN7475, SN74LS75 4-BIT BISTABLE LATCHES

logic diagrams (each latch) (positive logic)





### recommended operating conditions

	SN5	SN5475, SN5477			SN7475			
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Supply voltage, VCC	4.5	5	5.5	4.75	5	5.25	V	
High-level output current, IOH			-400		_	-400	μA	
Low-level output current, 10L			16			16	mΑ	
Width of enabling pulse, t <sub>W</sub>	20			20			ns	
Setup time, t <sub>su</sub>	20			20			п\$	
Hold time, th	5			5		_	пѕ	
Operating free-air temperature, TA	-55		125	0		70	°C	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CO	DNDITIONS	MIN	TYPİ	MAX	UNIT
VIH	High-level input voltage				2			V
VIL	Low-level input voltage						0.8	V
Vik	Input clamp voltage		V <sub>CC</sub> = MIN,	l <sub>l</sub> = -12 mA			-1.5	v
∨он	High-level output voltage		V <sub>CC</sub> ≠ MIN, V <sub>IL</sub> = 0.8 V,	V <sub>IH</sub> = 2 V, <sup>i</sup> OH = -400 μA	2.4	3.4		v
VOL	Low-level output voltage		V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V,	V <sub>IH</sub> = 2 V, I <sub>OL</sub> = 16 mA		0.2	0.4	v
II .	Input current at maximum input voltage		VCC = MAX,	Vi = 5.5 V			1	mA
Ϋн	High-level input current	D input C input	V <sub>CC</sub> = MAX,	Vi = 2.4 V			80 160	μA
ارر	Low-level input current	D input C input	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 0.4 V			3.2 6.4	mA
los	Short-circuit output current §	<b></b>	VCC = MAX	SN54'	-20		-57	mA
lcc	Supply current		V <sub>CC</sub> = MAX, See Note 3	SN74' SN54' SN74'	-18	32 32	-57 46 53	mA

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

ž

‡All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25^{\circ}C$ . §Not more than one output should be shorted at a time.

NOTE 3: ICC is tested with all inputs grounded and all outputs open.

## switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = $25^{\circ}$ C

PARAMETER	FROM (INPUT)		TEST CONDITIONS	MIN T	YP MAX	UNIT
<sup>t</sup> PLH	ס		C: - 15 pE	1	6 30	
<sup>t</sup> PHL		<b>u</b>		1	4 25	] <sup>n</sup> s
tPLH ¶		ā		2	4 40	
t₽HL¶		U	C <sub>L</sub> = 15 pF, R <sub>L</sub> = 400 Ω,		7 15	ns
<sup>t</sup> PLH	с	0	See Figure 1	1	6 30	
tPHL		_	7 15	- ns		
tPLH 1	с	ō	1	1	6 30	
tPHL¶	5				7 15	- ns

 $t_{PLH} \equiv propagation delay time, low-to-high-level output$  $t_{PHL} \approx propagation delay time, high-to-low-level output$ 

 $\P$  These parameters are not applicable for the SN5477.



# SN54LS75, SN54LS77, SN74LS75 **4-BIT BISTABLE LATCHES**

### recommended operating conditions

		SN54LS75 SN54LS77			SN74LS75		
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V <sub>CC</sub>	4.5	5	5.5	4.75	5	5,25	V
High-level output current, IOH			-400			400	μA
Low-level output current, IOL		-	4	[		8	mA
Width of enabling pulse, t <sub>w</sub>	20			20			ns
Setup time, t <sub>su</sub>	20			20			ns
Hold time, th	5			5			ns
Operating free-air temperature, TA	-55		125	0		70	¢

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TES		IS <sup>†</sup>		N54LS	-	s	N74LS	75	UNIT	
					ΜΙΝ ΤΥΡ <sup>‡</sup> ΜΑΧ			MIN	ΤΥΡ‡	MAX	]	
⊻ін	High-level input voltage				2	·		2			V	
$v_{1L}$	Low-level input voltage						0.7		_	0.8		
⊻ік	Input clamp voltage	V <sub>CC</sub> = MIN,	II = -18 mA		1		-1.5	†		-1.5	V	
∨он	High-level output voltage	$V_{CC} = MIN,$ $V_{1L} = V_{1L} max,$	V <sub>IH</sub> = 2 V, I <sub>OH</sub> = -400	μΑ	2.5	3.5		2.7	3.5		v	
VOL	Low-level output voltage	V <sub>CC</sub> = MIN,	V <sub>IH</sub> ≠ 2 V,	<sup>1</sup> 0L = 4 mA		0.25	0.4	[	0.25	0.4	v	
VOL	Low-lever output vortage	VIL = VIL max	x	L max	IOL = 8 mA					0.35	0.5	
1.	Input current at	Vcc = MAX.	VI = 7 V	D input			0.1			0.1	<u> </u>	
Ч 	maximum input voltage		v] - 7 v	Cinput			0.4			0.4	mA	
hu	High-level input current	Vcc = MAX,	V <sub>1</sub> = 2.7 V	D input			20			20		
ЧΗ	Align-level input convent	ACC - MRV'	v -2.7 v	C input			80			80	μA	
կլ	Low-level input current	VCC - MAX,	VI = 0.4 V	Dinput			-0.4		•	-0.4		
יוב			V] - 0.4 V	Cinput			-1.6			-1.6	mA	
los	Short-circuit output current §	V <sub>CC</sub> = MAX			-20		-100	-20		-100	mĄ	
Icc	Supply current	Vcc = MAX.	See Note 2	'LS75		6.3	12		6.3	12	mA	
	ouppit contain		000 10010 2	'LS77	1	6.9	13					

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions,

<sup>‡</sup>All typical values are at  $V_{CC}$  = 5 V,  $T_A$  = 25°C. <sup>§</sup>Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second NOTE 2: ICC is tested with all inputs grounded and all outputs open.

## switching characteristics, VCC = 5 V, TA = $25^{\circ}$ C

PARAMETER	FROM	то			'LS75			'LS77												
FARAMETER -	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	ΤYP	MAX	MIN	TYP	MAX	UNIT										
<sup>T</sup> PLH	D	0			15	27		11	19											
tPHL						9	17		9	17	ns									
<sup>t</sup> PLH	D	o	0 15 5	12		20	<u> </u>													
tPHL		u u					-	-		-	-	-	С <u>г</u> = 15 рF,		7	15	1			ns
<sup>t</sup> PLH	с	Q	R <sub>L</sub> - 2 kΩ,		15	27	1	10	18											
<sup>t</sup> PHL	ç	ŭ	See Figure 1		14	25	[	10	18	ns										
tPLH _	с	ā			16	30														
<sup>CPHL</sup>	ç	ŭ			7	15			-	ns										

f tplH = propagation delay time, (ow-to-high-level output

tpLH = propagation delay time, high-to-low-level output

## SN5475, SN5477, SN54LS75, SN54LS77, SN7475, SN74LS75 **4-BIT BISTABLE LATCHES**



## PARAMETER MEASUREMENT INFORMATION

#### VOLTAGE WAVEFORMS

<sup>†</sup>Complementary Q outputs are on the '75 and 'LS75 only.

- NOTES: A. The pulse generators have the following characteristics: Z<sub>out</sub> = 50 Ω; for pulse generator A, PRR ≤ 500 kHz; for pulse generator  $\vec{B}$ , PRR  $\leq$  1 MHz. Positions of D and C input pulses are varied with respect to each other to verify setup times.
  - B. CL includes probe and jig capacitance.
  - C. All diodes are 1N3064 or equivalent.
  - D. When measuring propagation delay times from the D input, the corresponding C input must be held high.
  - E. For '75 and '77,  $V_{ref}$  = 1.5 V; for 'LS75 and 'LS77,  $V_{ref}$  = 1.3 V.

FIGURE 1



### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated