SN5474, SN54LS74A, SN54S74, SN7474, SN74LS74A, SN74S74 SDLS119 DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR DECEMBER 1983 - REVISED MARCH 1988

 Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers and Flat Packages, and Plastic and Ceramic DIPs

• Dependable Texas Instruments Quality and Reliability

description

These devices contain two independent D-type positive-edge-triggered flip-flops. A low level at the preset or clear inputs sets or resets the outputs regardless of the levels of the other inputs. When preset and clear are inactive (high), data at the D input meeting the setup time requirements are transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the D input may be changed without affecting the levels at the outputs.

The SN54' family is characterized for operation over the full military temperature range of -55 °C to 125 °C. The SN74' family is characterized for operation from 0 °C to 70 °C.

FUNCTION TABLE

	INPUT	S		OUTPUTS			
PRE	CLR	CLK	D	٩	ā		
L	н	x	x	н	L		
н	L	х	х	L	H.		
L.	L	х	х	н†	Ht		
н	н	t	н	н	L		
н	н	t	L	L	н		
н	н	L	х	00	$\overline{\alpha}_0$		

[†] The output levels in this configuration are not guaranteed to meet the minimum levels in V_{OH} if the lows at preset and clear are near V_{IL} maximum. Furthermore, this configuration is nonstable; that is, it will not persist when either preset or clear returns to its inactive (high) level.

logic symbol[‡]



*This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, N, and W packages.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production precessing does not necessarily include testing of all parameters. (TOP VIEW) 1 CLR 1 14 V_{CC} 1 D 2 13 2CLR 1 CLK 3 12 2D 1 PRE 4 11 2CLK

SN5474 . . . J PACKAGE SN54LS74A, SN54S74 . . . J OR W PACKAGE

SN7474 ... N PACKAGE

SN74LS74A, SN74S74 . . . D OR N PACKAGE

,j∐ 20.
₃]]2ā
-

SN5474	•	٠	•	W	PACKAGE
(1	ſ)F	,	VII	EW)

1CLK	
1002	13]10
	זיבׂ₂י
Vcc口₄	11 GND
	10] 20
2D []6	9]]2Q
2CLK 🗖 7	8] 2PRE

SN54LS74A. SN54S74 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

logic diagram (positive logic)





SN5474, SN7474, SN54S74, SN74S74 DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR

schematics of inputs and outputs



'S74





SN5474, SN54LS74A, SN54S74, SN7474, SN74LS74A, SN74S74 DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR

schematic

Ż



... absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Operating free-air temperature range:	SN54′	- 55 °C to 125 °C
	SN74′	0°C to 70°C
Storage temperature range		~65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

TEXAS INSTRUMENTS POST OFFICE 80X 665012 + DALLAG. TEXAS 75265

SN5474, SN7474 DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR

recommended operating conditions

				SN547	4		SN7474		
			MIN	NOM	мах	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	<u> </u>	4.5	5	5.5	4.75	5	5.25	V
ViH	High-level input voltage		2			2			V
VIL	Low-level input voltage			_	0.8			0.8	v
ГОН	High-level output current			_	0,4			- 0.4	mΑ
IOL	Low-level output current				16			16	mА
		CLK high	30			30			
twy	Pulse duration	CLK law	37			37			ns
		PRE or CLR low	30			30			
t _{su}	Input setup time before CLK 1		20			20			п5
t _h	Input hold time-data after CLK †		5			5			ns
TA	Operating free-air temperature		55		125	0		70	°c

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

			TEST CONDITIONS [†]			SN5474		Γ.	SN7474		UNIT
PA	RAMETER	1	EST CONDITION	12,	MIN	түр‡	MAX	MIN	түр‡	MAX	
Vik		V _{CC} = MIN,	I _I = - 12 mA				- 1.5			- 1.5	V
∨он		V _{CC} = MIN, I _{OH} = 0.4 mA	V _{1H} = 2 V,	V _{IL} = 0.8 V,	2.4	3.4		2.4	3.4		v
VOL		V _{CC} = MIN, I _{OL} = 16 mA	V _{IH} = 2 V,	V _{IL} = 0.8 V,		0.2	0.4		0.2	0.4	v
4		VCC=MAX,	V ₁ = 5.5 V	·			1			1	mA
	D				-		40			40	
Чн	CLR		V - 7 4 V				120			120	μA
	All Other	VCC # MAX.	¥ ≠ 2.4 V				80			80]
	D						- 1.6	1	~~	- 1.6	
	PRES						- 1.6		•	- 1.6	mA
μL	CLRS	VCC=MAX,	$v_{1} = 0.4 V$				- 3.2			- 3.2	mA
	CLK	1					- 3.2			- 3.2	1
los	•	V _{CC} = MAX	· · · · ·		- 20		- 57	- 18		- 57	mA
ICC#	· · · · · · · · · · · · · · · · · · ·	V _{CC} = MAX,	See Note 2			8.5	15		8.5	15	mA

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡]All typical values are at $V_{CC} = 5 V$, $T_A = 25 °C$.

[§]Clear is tested with preset high and preset is tested with clear high.

Not more than one output should be shown at a time.

#Average per flip-flop.

.

NOTE 2: With all outputs open, ICC is measured with the Q and \overline{Q} outputs high in turn. At the time of measurement, the clock input is grounded.

switching charateristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$ (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CON	MIN	түр	мах	UNIT	
fmax					15	25		MHz
^T PLH	PRE or CLR	Q or Q Q or Q]				25	ns
^t PHL			R _L = 400 Ω,	C _L = 15 pF			40	ns
tPLH	01.17					14	25	пş
^t PHL	CLK					20	40	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



SN54LS74A, SN74LS74A DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR

recommended operating conditions

			SI	N54LS7	4A		SN74LS	74A	
			MIN	NOM	MAX	MIN	NOM	MAX	
Vcc	Supply voltage	· ·	4.5	5	5.5	4.75	5	5.25	٧
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage		1		0.7			0.8	V
10н	High-level output current		1		- 0.4			0.4	mΑ
OL	Low-level output current		-		4			8	mA
fclock	Clock frequency		0		25	0		25	MHz
		CLK high	25			25			
^t w	Pulse duration	PRE or CLR low	25			25			ns
		High-level data	20			20			ns
t _{su}	Setup time-before CLK 1	Low-level data	20			20			115
th	Hold time-data after CLK 1		5	_		5			ns
TA	Operating free-air temperature		- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	0 4445750	TER	T CONDITIONS ¹	+	S	N54LS7	4A	S	N74LS7	4A	UNIT	
PA	RAMETER	153			MIN	TYP‡	MAX	MIN	TYP‡	MAX		
v _{iK}		V _{CC} = MIN,	l _l = 18 mA				- 1.5			- 1.5	V	
VOH		V _{CC} = MIN, I _{OH} = - 0.4 mA	V _{1H} = 2 V,	V _{IL} = MAX,	2.5	3.4		2.7	3.4		v	
		V _{CC} = MIN, I _{OL} = 4 mA	V _{IL} ≖ MAX,	V _{IH} = 2 V,		0.25	0.4		0.25	0.4	v	
VOL		V _{CC} = MIN, I _{OL} = 8 mA	V _{IL} - MAX,	V _{IH} = 2 V,					0.35	0.5	v	
	D or CLK		Vi = 7 V				0.1			0.1	mA	
tj –	CLR or PRE	$V_{CC} = MAX,$	v] = 7 v				0.2			0.2	0.04	
-	D or CLK		V 7 7 V		1		20			20	μA	
ЧH	CLR or PRE	VCC = MAX,	VI = 2.7 V				40			40	μ	
	D or CLK						- 0.4			- 0.4	mA	
μL	CLR or PRE	V _{CC} = MAX,	V ₁ = 0.4 V		- (- 0.8	- 0.8		- 0.8	mA	
losŝ		V _{CC} = MAX,	See Note 4		- 20		- 100	- 20		- 100	mA	
ICC (To	tal)	V _{CC} = MAX,	See Note 2			4	8		4	8	mA	

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

§ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

NOTE 2: With all outputs open, I_{CC} is measured with the Q and Q outputs high in turn. At the time of measurement, the clock input is grounded.

NOTE 4: For certain devices where state commutation can be caused by shorting an output to ground, an equivalent test may be performed with V_O = 2,25 V and 2.125 V for the 54 family and the 74 family, respectively, with the minimum and maximum limits reduced to one half of their stated values.

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$ (see note 3)

PARAMETER	FROM (INPUT)	то (оџтрит)	TEST COM	MIN	ТҮР	мах	UNIT	
fmax					25	33		MHz
tPLH	CLR, PRE or CLK	a or ā	RL - 2 kΩ,	С _L = 15 рF		13	25	ns
^t PHL					25	40	ns	

Note 3: Load circuits and voltage waveforms are shown in Section 1.



SN54S74, SN74S74 DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR

recommended operating conditions

				SN54S7	4		SN7457	4	
			MIN	NOM	MAX	MIN	NOM	MAX	
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
⊻ін	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.8	[8.0	V
юн	High-level output current				- 1			- 1	mA
10L	Low-level output current				20			20	ΜM
		CLK high	6	-		6			
t _w	Pulse duration	CLK low	7.3			7.3			ns
		CLR or PRE low	7			7			
	Contra dina bafana Cl K t	High-level data	3			3			— –
tsu	Setup time, before CLK t	Low-level data	3			3			ns
th	Input hold time - data after CLK 1		2		_	2			ns
TA	Operating free-air temperature		- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER				SN54S74			SN74S74					
		TEST CONDITIONS [†]			MIN	түр‡	MAX	MIN	TYP‡	MAX	UNIT	
Vik		V _{CC} = MIN,	$I_{j} = -18 \text{ mA},$				- 1.2			- 1,2	v	
VOH		V _{CC} = MIN, I _{OH} = - 1 mA	V _{IH} = 2 V,	V _{IL} = 0.8 V,	2.5	3.4		2.7	3.4	_	v	
VOL		V _{CC} = MIN, I _{OL} = 20 mA	V _{IH} = 2 V,	V _{IL} = 0.8 V,			0.5			0.5	v	
1		V _{CC} = MAX,	V ₁ = 5.5 V		_		1			1	mA	
Ίн	D	V _{CC} = MAX,				·	50			50	μA	
	CLR		V1 = 2.7 V			150			150			
	PRE or CLK					100			100			
հե	D	V _{CC} - MAX,	V _I ~ 0.5 V			- 2			- 2			
	CLR					- 6			~ 6			
	PRE					- 4			- 4	mΑ		
	CLK					· · ·	- 4			4		
loss		V _{CC} = MAX			40		- 100	- 40		- 100	mA	
ICC#		Vcc = MAX,	See Note 2			15	25		15	25	mΑ	

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡]All typical values are at $V_{CC} = 5 V$, $T_A = 25 \text{ °C}$.

SNot more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

Clear is tested with preset high and preset is tested with clear high.

#Average per flip-flop.

NOTE 2: With all outputs open, I_{CC} is measured with the Q and \overline{Q} outputs high in turn. At the time of measurement, the clock input is grounded.

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$ (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST COND	MIN	түр	MAX	UNIT	
fmax					75	110		MHZ
^t PLH	PRE or CLR	Qorā				4	6	пs
	PRE or CLR (CLK high)		R _L ≐ 280 Ω, C _L =	C _L = 15 pF		9	13.5	ns
^t PHL	PRE or CLR (CLK low)					5	8	
^t PLH		Q or Q				6	9	ns
TPHL						6	9	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated