SN5473, SN54LS73A, SN7473, SN74LS73A DUAL J-K FLIP-FLOPS WITH CLEAR

SDLS118

- Package Options Include Plastic "Small Outline" Packages, Flat Packages, and Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description

The '73, and 'H73, contain two independent J-K flip-flops with individual J-K, clock, and direct clear inputs. The '73, and 'H73, are positive pulse-triggered flip-flops. J-K input is loaded into the master while the clock is high and transferred to the slave on the high-to-low transition. For these devices the J and K inputs must be stable while the clock is high.

The 'LS73A contains two independent negativeedge-triggered flip-flops. The J and K inputs must be stable one setup time prior to the highto-low clock transition for predictable operation. When the clear is low, it overrides the clock and data inputs forcing the Q output low and the \overline{Q} output high.

The SN5473, SN54H73, and the SN54LS73A are characterized for operation over the full military temperature range of \sim 55 °C to 125 °C. The SN7473, and the SN74LS73A are characterized for operation from 0 °C to 70 °C.

DECEMBER 1983 - REVISED MARCH 1988

SN7473 . SN74LS73A	AJOR W PACKAGE N PACKAGE D OR N PACKAGE P VIEW)
1СІК []	
	13 1Q
1К 🗗 3	12 0 10
vcc□₄	
2CLK 🗹 5	10 [] 2K
2CLR [6	9 <u>1</u> 20
2J 🗖 7	8 20



	INPUT	s		ουτι	UTS
CLR	CLK	J	к	Q	ā
L	x	X	x	L	н
н	л	L	L	00	$\overline{\mathbf{a}}_{\mathbf{O}}$
н	л	н	L	н	L
н	л	L	н	L	н
н	л	н	н	TOG	GLE

'LS73A FUNCTION TABLE

	INPUT	rs		OUTP	UTS
CLR	CLK	J	к	Q	ā
L	x	×	×	L	н
н	1	L	L	00	āo
н	÷	н	L	н	L
H	ţ	L	н	L	н
н	Ŧ	н	н	TOG	GLE
н	н	х	x	a0	āo


FOR CHIP CARRIER INFORMATION, CONTACT THE FACTORY


PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SN5473, SN54LS73A, SN7473, SN74LS73A DUAL J·K FLIP·FLOPS WITH CLEAR


logic symbols[†]







[†]These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

schematics of inputs and outputs








'73



SN5473, SN54LS73A, SN7473, SN74LS73A DUAL J-K FLIP-FLOPS WITH CLEAR



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (See Note 1)		7 V
Input voltage: '73		5.5 V
LS73A		7 V
Operating free-air temperature range:	SN54′	-55°C to 125°C
	SN74'	0° C to 70°C
Storage temperature range		-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

÷



SN5473, SN7473 DUAL J-K FLIP-FLOPS WITH CLEAR

recommended operating conditions

			SN5473			SN7473			UNIT
			MIN	NOM	MAX	MIN	NOM	3 MAX 5.25 0.8 - 0.4 16	
Vcc	Supply voltage		4.5	5	6.5	4.75	5	5.25	V
VIН	High-level input voltage		2			2		_	V
VIL	Low-level input voltage				0.8			0.8	V
юн	igh-level output current				- 0.4			- 0.4	mA
IOL	Low-level output current				16			16	mΑ
		CLK high	20			20			
tw	Pulse duration	CLK low	47			47			nş
		CLR low	25			25		- 0.4	
tsu	Input setup time before CLK t		0			0			ns
 th	Input hold time data after CLK1		0			0			ns
TΔ	Operating free-air temperature		- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

			EST CONDITION	uet.		SN5473			SN7473		
PA	RAMETER	11	19,	MIN	TYP‡	MAX	MIN	TYP‡	MAX		
VIK	_	V _{CC} = MIN,	lj = — 12 mA				- 1.5			- 1.5	V
∨он		V _{CC} = MIN, I _{OH} = - 0.4 mA	V _{IH} = 2 V,	V _{IL} = 0.8 V,	2.4	3.4		2.4	3.4	_	v
VOL		V _{CC} = MIN, I _{OL} = 16 mA	V _{IH} = 2 V,	V _{IL} = 0.8 V,		0.2	0.4		0.2	0.4	v
1		V _{CC} = MAX,	V _I = 5.5 V				1			1	mA
	JorK	Vcc = MAX,	V1 = 2.4 V	•			40			40	
ΙΗ	CLR or CLK	VCC - WAA,	VI - 2.4 V				80			80	μA
	J or K						- 1.6			- 1.6	
ΗL	CLR	V _{CC} = MAX,	V ₁ = 0.4 V				- 3.2			- 3.2	mA
, <u> </u>	CLK						- 3.2			- 3.Z	
los§		V _{CC} = MAX			- 20		- 57	- 18		- 57	ΜA
Icc¶		V _{CC} = MAX,	See Note 2			10	20		10	20	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡] All typical values are at $V_{CC} = 5 V$, $T_A = 25 °C$.

[§] Not more than one output should be shorted at a time.

Average per flip-flop.

NOTE 2: With all outputs open, I_{CC} is measured with the Q and \overline{Q} outputs high in turn. At the time of measurement, the clock input is grounded.

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$ (see note 3)

PARAMETER#	FROM (INPUT)	TO (OUTPUT)	TEST CON	MIN	TYP	MAX	UNIT	
fmax					15	20		MHz
tPLH		ত				16	25	ns
^t PHL		٥	R _L = 400 Ω,	C _L = 15 pF		25	40	ns
^t PLH	CLK					16	_ 25	П S
^t PHL		2010				25	40	กร

#fmax = maximum clock frequency: tpLH = propagation delay time, low-to-high-level output; tpHL = propagation delay time, high-tolow-level output.

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



recommended operating conditions

-			SI	V64LS7	I54LS73A SN74LS73A			3A	
			MIN	NOM	MAX	MIN	NOM	A MAX 5.25 0.8 - 0.4 8 30	UNIT
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage		1		0.7	1	-	0.8	V
юн	High-level output current	1		- 0.4			- 0.4	mA	
IOL	Low-level output current		1		4			8	mΑ
fclock	Clock frequency		0		30	0		30	MHz
		CLK high	20			20			
^t w	Pulse duration	CLR low	25			20			ns
		data high or low	20			20			
t _{su}	Set up time-before CLK I CLR inactive		20	·		20		•	កទ
۲h	Hold time-data after CLK J		0			0			ns
TA	Operating free-sir temperature		- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

			EST CONDITION		SI	154LS7	3A	SP				
P.			EST CONDITION	12.	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT	
V _{IK}		V _{CC} = MIN,	lı, ⇒ — 18 mA				- 1.5			- 1.5	V	
∨он		V _{CC} = MIN, 1 _{OH} = - 0.4 mA	V _{IH} = 2 V,	VIL = MAX,	2.5	3.4		2.7	3.4		v	
		V _{CC} = MIN, I _{OL} = 4 mA	VIL = MAX.	V _{1H} = 2 V,		0.25	0,4		0.25	0.4		
VOL		V _{CC} = MIN, I _{OL} = 8 mA	VIL = MAX,	V _{1H} = 2 V,					0.35	0.5		
	J or K						0.1			0.1		
Ц	CLA	VCC = MAX,	V ₁ = 7 V				0.3			0.3	mA	
	CLK						0.4			0.4		
	J or K						20			20		
ін	CLR	V _{CC} - MAX,	V ₁ = 2.7 V				60			60	<u>д</u> Д	
	CLK	1					80			80	I	
	J or K						- 0,4			- 0.4		
ΗL	CLR or CLK	VCC = MAX,	vi = u.4 v				- 0.8			- 0.8	mA	
los\$		VCC = MAX,	See Note 4		- 20		- 100	- 20		- 100	mA	
ICC (T	otal)	V _{CC} = MAX,	See Note 2		1	4	6		4	6	mA	

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at V_{CC} = 5 V, T_A = 25° C.

Ì

Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

NOTE 2: With all outputs open, ICC is measured with the Q and Q outputs high in turn. At the time of measurement, the clock input is grounded.

NOTE 4: For certain devices where state commutation can be caused by shorting an output to ground, an equivalent test may be performed with V_O = 2.25 V and 2.125 V for the 54 family and the 74 family, respectively, with the minimum and maximum limits reduced to one half of their stated values.

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$ (see note 3)

PARAMETER	FROM (INPUT)	TU (OUTPUT)	TEST CON	DITIONS	MIN	τyp	MAX	UNIT
fmax					30	45		MHz
^t PLH	CLR or CLK	QorQ	$R_{L} = 2 k \Omega,$	C _L = 15 pF		15	20	ПS
TPHL						15	20	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated