- Package Options Include Plastic and Ceramic DIPs and Ceramic Flat Packages
- Dependable Texas Instruments Quality and Reliability

### description

These monolithic, edge-triggered J-K flip-flops feature gated inputs, direct clear and preset inputs, and complementary  $\Omega$  and  $\overline{\Omega}$  outputs. Input information is transferred to the outputs on the positive edge of the clock pulse.

Direct-coupled clock triggering occurs at a specific voltage level of the clock pulse, and after the clock input threshold voltage has been passed, the gated inputs are locked out.

These flip-flops are ideally suited for medium-to-highspeed applications and can result in a significant saving in system power dissipation and package count where input gating is required.

The SN5470 is characterized for operation over the full military temperature range of -55 °C to 125 °C. The SN7470 is characterized for operation from 0 °C to 70 °C.

		FUNCT	ON 1	ABLE			
L	IN	OUTPUTS					
PRE	CLR CLK J K				a	ā	
L	н	L	х	х	н	L	
н	L	L	х	х	L	н	
L	L	х	х	х	LT	LŤ	
н	н	t	L	L	00	Q0	
н	н	t	н	L	H	L	
н	н	t	L	н	L	н	
н	н	t	н	н	TOGGLE		
н	н	L	х	х	00	<b>Q</b> 0	

If inputs J and K are not used, they must be grounded. Preset or clear function can occur only when the clock input is low.


This configuration is nonstable; that is, it will not persist when preset and clear inputs return to their inactive (high) level.

### SN5470, SN7470 AND-GATED J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR DECEMBER 1983-REVISED MARCH 1988

SN5470 SN7470 {T		ACKAGE
		<b>—</b> · · · · <b>—</b>
SN5470 (T	W PA	
K1 [1] CLK [2] PRE []3 VCC []4 CLR []5 NC []6 J1 []7	12 11 10 9	] K2 ] K ] Q ] GND ] Q ] J 2 J J 2

NC - No internal connection

#### logic symbol<sup>†</sup>



<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

Pin numbers shown are for J and N packages only.

### positive logic


### J = J1·J2·J K = K1·K2·K

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Taxas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



# SN5470, SN7470 AND-GATED J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR

### logic diagram (positive logic)




'70-GATED J-K WITH CLEAR AND PRESET

schematics of input and outputs

4

. . -





# SN5470, SN7470 AND-GATED J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

	1)	
Operating free-air temperature:	SN5470	
	\$N7470	0°C to 70°C
Storage temperature range		

NOTE 1: All voltage values are with respect to network ground terminal.

### recommended operating conditions

	· · · · · · · · · · · · · · · · · · ·			\$N5470			\$N7470		
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	-	4.5	5	5.5	4.75	5	5.25	V.
VIН	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.8			0.8	V
юн	High-level output current				- 0.4			- 0.4	ΜA
10L	Low-ievel output current				16			16	mA
		CLK high	20			20			
tw	Pulse duration	CLK low	30			30			ns
		PRE or CLR law	25			25			
tsu	Setup time before CLK †		20			20			ns
th	Hold time-Data after CLK†		5			5			ns
TA	Operating free-air temperature		- 55		125	0		70	°C

↑↓ The arrow indicates the edge of the clock pulse used for reference: \_ ↑ for the rising edge, ↓ for the falling edge.

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

				SN5470			SN7470			
PARAM	IETER	T	EST CONDITIONS <sup>†</sup>	MIN TYP <sup>‡</sup> MAX MIN TYP <sup>‡</sup> MAX		MAX				
VIK		V <sub>CC</sub> = MIN,	lj = – 12 mA			- 1.5			1.5	V
∨он		V <sub>CC</sub> = MIN, VIL = 0.8 V.	V <sub>1H</sub> = 2 V, I <sub>OH</sub> = - 0.4 mA	2.4	3,4		2.4	3.4	. <u></u>	v
VOL		V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V,	ViH = 2 V. I <sub>OL</sub> = 16 mA		0.2	0.4		0.2	0.4	v
4		V <sub>CC</sub> = MAX,	V1 = 5.5 V			ĩ			1	mA
	PRE or CLR	Vcc = MAX,	V1 = 2.4 V			80 40			80	μA
ηн	All other	*00							40	
PRE or CLR		CLR¶	N - 6 4 M	- 3.2		- 3.2		- 3.2	mA	
ηr	All other	V <sub>CC</sub> = MAX.	VI - 0.4 V			- 1.6			- 1.6	
1 <b>05</b> §		V <sub>CC</sub> = MAX		- 20		- 57	- 18		- 57	mA
<sup>I</sup> CC		V <sub>CC</sub> = MAX,	See Note 2		13	26		13	26	mA

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup>All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25 °C$ .

<sup>§</sup>Not more than one output should be shorted at a time.

Clear is tested with preset high and preset is tested with clear high.

NOTE 2: With all outputs open, ICC is measured with the Q and Q outputs high in turn. At the time of measurement, the clock input is at 4.5 V.



# SN5470, SN7470 AND-GATED J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR

PARAMETER <sup>†</sup>	FROM (INPUT)	TO (OUTPUT)	TEST CON	MIN	түр	МАХ	υνιτ	
fmax				· · ·	20	35		MHz
<sup>t</sup> PLH	PRE or CLR	QorQ					50	ns
TPHL				RL = 400 Ω,	Ci_= 15 pF			50
tр <u>L</u> H	CLK					27	50	ns
<sup>t</sup> PHL	ULK					18	50	D\$

## switching characteristics, $V_{CC} = 5 V$ , $T_A = 25^{\circ}C$ (see note 3)

 $^{\dagger}f_{max}$  = maximum clock frequency; tp<sub>LH</sub> = propagation delay time, low-to-high level output; tp<sub>HL</sub> = propagation delay time, high-to-low level output.

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.

.



### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated