SDLS113

- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers and Flat Packages, and Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and . Reliability

description

The '51 and 'S51 contain two independent 2-wide 2-input AND-OR-INVERT gates. They perform the Boolean function $Y = \overline{AB + CD}$,

The 'LS51 contains one 2-wide 3-input and one 2-wide 2-input AND-OR-INVERT gates. They perform the Boolean functions $1Y = \overline{(1A \cdot 1B \cdot 1C) + (1D \cdot 1E \cdot 1F)}$ and $2Y = (2A \cdot 2B) + (2C \cdot 2D)$.

The SN5451, SN54LS51, and SN54S51 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN7451, SN74LS51 and SN74S51 are characterized for operation from 0°C to 70°C.

logic diagrams





AND-UK-INVEKI DECEMBER 1983 - REVISED MA
SN5451J PACKAGE SN54S51J OR W PACKAGE SN7451N PACKAGE SN74S51D OR N PACKAGE (TOP VIEW) 1A
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
SN5451 W PACKAGE (TOP VIEW)
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
SN54LS61 J OR W PACKAGE SN74LS51 D OR N PACKAGE (TOP VIEW)
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
NU - Make no external connection

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texes Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

2C 2D



SN5451, SN54LS51, SN54S51, SN7451, SN74LS51, SN74S51 AND-OR-INVERT GATES

ARCH 1988

SN5451, SN54LS51, SN54S51, SN7451, SN74LS51, SN74S51 AND-OR-INVERT GATES



NC - No internal connection NU - Make no external connection

logic symbols[†]





positive logic: $1Y = \overline{(1A \cdot 1B \cdot 1C) + (1D \cdot 1E \cdot 1F)}$ $2Y = \overline{(2A \cdot 2B) + (2C \cdot 2D)}$

[†]These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, N, and W packages.

schematics



TEXAS TEXAS TEXAS 75265

SN5451, SN54LS51, SN54S51 SN7451, SN74LS51, SN74S51 AND-OR-INVERT GATES

schematics



..... **'S**51



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (See Note 1): 'S	51, ′LS51, ′S51	7 V
Input voltage: '51, 'S51		5.5 V
Operating free-air temperature range:	SN54'	-55°C to 125°C
	SN74'	0°C to 70ºC
Storage temperature range		-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.



SN5451, SN7451 **AND-OR-INVERT GATES**

recommended operating conditions

			SN5451			SN7451			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
V _{CC}	Supply voltage	4.5	5	5.5	4,75	5	5.25	V	
V _{IH}	High-level input voltage	2			2			V	
VIL	Low-level input voltage			0.8			0.8	v	
юн	High-level output current			- 0.4			- 0.4	mΑ	
IOL	Low-level output current			16			16	mA	
TA	Operating free-air temperature	- 55		125	0		70	°C	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS †		SN5451								
PARAMETER					MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIK	V _{CC} = MIN,	$I_{1} = -12 mA$			1		- 1.5			- 1.5	v
∨он	V _{CC} = MIN,	V1L = 0.8 V.	IOH = - 0.4 mA		2.4	3.4		2.4	3.4		V
VOL	V _{CC} = MIN,	VIH = 2 V,	I _{OL} = 16 mA	-		0.2	0.4		0.2	0.4	V
4	V _{CC} = MAX,	V ₁ = 5.5 V					t			1	mA
ЧН	V _C _C = MAX	V ₁ = 2.4 V			1		40		_	40	μA
կլ	V _{CC} = MAX,	Vj = 0.4 V					- 1.6			- 1.6	mA
IOS §	V _{CC} = MAX				- 20		- 55	- 18		- 55	mА
Іссн	V _{CC} = MAX,	V ₁ = 0 V				4	8		4	8	mА
CCL	Vcc = MAX,	See Note 2				7,4	14		7.4	14	mΑ

t For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

2

‡ All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$. § Not more than one output should be shorted at a time.

NOTE 2: All inputs of one AND gate at 4.5 V, all others at GND,

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$ (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	түр	МАХ	UNIT
^t PLH	Any	Y	RL = 400 Ω, CL = 15 pF		13	22	
t₽HL	,				8	15	ПS

.

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



recommended operating conditions

		S	SN54LS51			SN74LS51			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	v	
V_{1H}	High-level input voltage	2			2			v	
∧IL	Low-level input voltage			0,7			0.8	v	
юн	High-level output current			- 0.4			-0.4	mA	
IOL	Low-level output current			4			8	mA	
TA	Operating free-air temperature	- 55		125	0		70	°C	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS t		s	N54LS5	1	Ş	N74LS	51	
				MIN	TYP \$	MAX	MIN	TYP ‡	MAX	UNIT
⊻ік	V _{CC} = MIN, I	i = – 18 mA				- 1.5			- 1.5	V
Vон	V _{CC} = MIN, V	IL = MAX,	^I OH = - 0.4 mA	2.5	3,4		2.7	3.4		v
VOL	V _{CC} = MIN, V	iH = 2 V,	IOL = 4 mA		0.25	0.4		0.25	0.4	v
VOL	V _{CC} = MIN, V	¦H = 2 V,	IOL = 8 mA					0.35	0.5	
l _l	V _{CC} = MAX, V	t = 7 V				0.1	-		0.1	mΑ
ЧН	V _{CC} = MAX, V	= 2.7 V				20			20	μA
¹ 1L		= 0.4 V			·	- 0.4			- 0,4	mΑ
loss	V _{CC} = MAX			- 20		- 100	20		- 100	mA
Іссн	V _{CC} = MAX, V	= 0 V			0,8	1.6		0.8	1.6	mA
ICCL	VCC = MAX, Se	ee Note 2			1.4	2,8		1.4	2.8	mΑ

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. 1 All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$. § Not more than one output should be shorted at a time, and the duration of the short-circuit should not exceed one second.

NOTE 2: All inputs of one AND gate at 4.5 V, all others at GND.

switching characteristics, V_{CC} = 5 V, $T_A = 25^{\circ}C$ (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CON	MIN TYP	MAX	UNIT	
^t PLH	Αлγ	Y	$B_1 = 2k\Omega$	C ₁ = 15 pF	12	20	ns
^t PHL		·	R _L = 2 kΩ,		12.5	20	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.

.



SN54S51, SN74S51 **AND-OR-INVERT GATES**

recommended operating conditions

			SN54S51			SN74S51			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	v	
VIH	High-level input voltage	2			2			V	
VIL	Low-level input voltage			0.8			0.8	V	
юн	High-level output current			1			1	mA	
IOL	Low-level output current			20			20	mA	
TA	Operating free-air temperature	55		125	0		70	°c	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS †			SN54S5	1		1		
ranameten				MIN	TYP ‡	MAX	MIN	TYP‡	MAX	UNIT
VIK	V _{CC} = MIN,	lj = - 18 mA				-1.2	-		-1,2	V
VOH	V _{CC} = MIN,	V _{1L} = 0.8 V,	IOH = 1 mA	2.5	3.4	-	2.7	3.4	-	V
VOL	V _{CC} = MIN,	V _{1H} = 2 V,	IOL = 20 mA	<u> </u>		0.5			0.5	V
4	V _{CC} = MAX,	V1 = 5.5 V				1			1	mА
Чн	V _{CC} = MAX,	V ₁ = 2.7 V				50			50	μА
[†] IL	VCC = MAX,	V ₁ = 0.5 V				- 2	·		- 2	mA
los§	V _{CC} = MAX			- 40		- 100	- 40		- 100	mA
ICCH_	V _{CC} = MAX,	V1 = 0 V	•	1	8.2	17,8		8.2	17.8	mA
ICCL	V _{CC} = MAX,	See Note 2			13.6	22		13.6	22	mΑ

t For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

_

TAll typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$. § Not more than one output should be shorted at a time, and the duration of the short-circuit should not exceed one second. NOTE 2: All inputs of one AND gate at 4.5 V, all others at GND.

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$ (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CON	DITIONS	MIN TYP	MAX	UNIT	
tPLH			Π _L = 280 Ω,	R 280.0	0 15 -5	3.5	5.5	ns
tPHL .				Ci = 15 pF	3.5	5.5	ns	
tPLH .		$R_1 = 280 \Omega_2$	C ₁ = 50 pF	5		nş		
^t PHL			nL - 200 32,	of a politic	5.5		រាទ	

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated