## SDLS104

- Four J-K Flip-Flops in a Single Package ... Can Reduce FF Package Count by 50%
- Common Positive-Edge-Triggered Clocks with Hysteresis . . . Typically 200 mV
- Fully Buffered Outputs
- Typical Clock Input Frequency . . . 45 MHz

### description

These quadruple TTL J- $\overline{K}$  flip-flops incorporate a number of third-generation IC features that can simplify system design and reduce flip-flop package count by as much as 50%. They feature hysteresis at the clock input, fully buffered outputs, and direct clear capability. The positive-edge-triggered SN54376 and SN74376 are directly compatible with most Series 54/74 MSI registers.

The SN54376 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C; the SN74376 is characterized for operation from 0°C to 70°C.

FUNCTION TABLE (EACH FLIP-FLOP)

COMMON INPUTS		INP	UTS	Ουτρυτ		
CLEAR	CLOCK	J	_ ĸ	a		
L	x	x	Х	Ĺ.		
н	t	ι	н	a <sub>0</sub>		
н	t	н	н	н		
н	1	ι	L	L		
н	1	н	L	TOGGLE		
н	L	X	_ X	<u> </u>		

# SN54376, SN74376 QUADRUPLE J·K FLIP-FLOPS

OCTOBER 1976 - REVISED MARCH 1988

SN54376 J PACKAGE SN74376 N PACKAGE (TOP VIEW)							
CLR 1	16 VCC						
1J 2	15 4J						
1K 3	14 4K						
10 4	13 4Q						
20 5	12 3Q						
2K 6	11 3K						
2J 7	10 3J						
GND 8	9 CLK						

logic symbol<sup>†</sup>



<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

### schematics of inputs and outputs



RODUCTION DATA documents contain information wrent as of publication dats. Products conform to pecifications per the terms of Tazas Instruments undard warranty. Production processing does not ressarily include testing of all parameters.



## SN54376, SN74376 QUADRUPLE J·K FLIP·FLOPS

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)		<b>7</b> V
Input voltage		5.5 V
	SN54376	
S	SN74376	0°C to 70°C
Storage temperature range		-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminals.

#### recommended operating conditions

		SN54376			SN74376			
		MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V <sub>CC</sub>		4.5	5	5.5	4.75	5	5,25	V
High-level output curr	ent, IOH			-800			-800	μA
Low-level output curre	ent, IOL			16	Γ		16	mA
Clock frequency		0		30	0		30	MHz
	Clock high	22	······		22			ns
Pulse width, t <sub>w</sub>	Clock low	12	·····		12			
	Preset or clear low	12			12			
- -	J, K inputs	t0			01			ns
Setup time, t <sub>su</sub>	Clear inactive state	10†			10†			113
Input hold time, t <sub>h</sub>		201			701			ns
Operating free-air temperature, TA		- 55		125	0		70	°C

 $\uparrow$  The arrow indicates the edge of the clack pulse used for reference:  $\uparrow$  for the rising edge,  $\downarrow$  for the falling edge,

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS <sup>†</sup>		MIN	TYP‡	МАХ	UNIT
VIH	High-ievel input voltage			2			V
VIL	Low-level input voltage					0.8	v
VIK	Input clamp voltage	V <sub>CC</sub> = MIN,	lj = −12 mA			-1.5	V
v <sub>OH</sub>	High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V,	V <sub>IH</sub> = 2 V, I <sub>OH</sub> = -800 µA	2.4	3.4		v
VOL	Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V,	V <sub>IH</sub> = 2 V, I <sub>OL</sub> = 16 mA		0.2	0.4	v
ŧı	Input current at maximum input voltage	VCC - MAX,	V <sub>I</sub> = 5.5 V			1	mΑ
Чн	High-level input current	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 2.4 V		, * <sub>1</sub> , * 1, * 1	40	μA
ΙŧΓ	Low-fevel input current	V <sub>CC</sub> = MAX,	VI = 0.4 V			-1.6	mΑ
los	Short-circuit output current§	V <sub>CC</sub> = MAX		-30		-85	mA
Icc	Supply current	V <sub>CC</sub> = MAX			52	74	mA

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup>All typical values are at  $V_{CC} \neq 5 V$ ,  $T_A = 25^{\circ}C$ .

 $\S{\sf Not}$  more than one output should be shorted at a time.

## switching characteristics, $V_{CC}$ = 5 V, $T_A$ = 25°C

	PARAMETER	TEST CONDITIONS	MIN	түр	мах	UNIT
fmax	Maximum clock frequency	0 45 -5	30	45		MHz
TPHL	Propagation delay time, high-to-low-level curput from clear	CL = 15 pF,		17	30	ns
<b>TPLH</b>	Propagation delay time, low-to-high-level output from clock	RL = 400 Ω,		22	35	ns
ΨHL	Propagation delay time, high-to-low-level output from clock	See Note 2		24	35	ns

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated