# SN54276, SN74276 QUADRUPLE J·K FLIP-FLOPS

- Four J-K Flip-Flops in a Single Package . . . Can Reduce FF Package Count by 50%
- Separate Negative-Edge-Triggered Clocks with Hysteresis . . . Typically 200 mV
- Typical Clock Input Frequency . . . 50 MHz
- Fully Buffered Outputs

#### description

These quadruple TTL J- $\overline{K}$  flip-flops incorporate a number of third-generation IC features that can simplify system design and reduce flip-flop package count by up to 50%. They feature hysteresis at each clock input, fully buffered outputs, and direct clear capability, and are presettable through a buffer that also features an input hysteresis loop. The negative-edge-triggering clocks are directly compatible with earlier Series 54/74 single and dual pulse-triggered flip-flops. These circuits can be used to emulate D- or T-type flip-flops by hard-wiring the inputs, or to implement asychronous sequential functions.

The SN54276 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C; the SN74726 is characterized for operation from 0°C to 70°C.

FUNCTION	TABLE	{EACH	FLIP-FLOP)
----------	-------	-------	------------

COMMON INPUTS		INPUTS			OUTPUT		
PRE	CLR	CLK J		ĸ	a		
L	н	x	х	х	н		
н	L	x	x	x	L		
L	L	x	х	х	н†		
н	н	4	L	н	0 <sub>0</sub>		
н	н	4	н	н	н		
н	н	i .	L	L	L		
н	н	1	н	L	TOGGLE		
Н	н	н	×	×	0 <sub>0</sub>		

<sup>†</sup> This configuration is nonstable; that is, it may not oersist when preset and clear return to their inactive (high) level. OCTOBER 1976 - REVISED MARCH 1988

SN74276	SN54276 J PACKAGE SN74276 N PACKAGE (TOP VIEW)						
CLR 1J 1CLK 1K 2Q 2K 2CLK GND	1 2 3 4 5 6 7 8 9 10		VCC 4J 4CLK 4K 4Q 3Q 3K 3CLK 3J PRE				

## logic symbol<sup>‡</sup>



<sup>‡</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

PRODUCTION DATA documents centain information current as of publication date. Products conform to specifications per the terms of Texes instruments standard warranty. Production processing daes not necessarily include testing of all parameters.



DST OFFICE BOX 655012 + DALLAS TEXAS 7526



#### schematics of inputs and outputs

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

.

. . . . . .

Operating free-air temperature range:	SN54276	55°C to 125°C
Storage temperature range		– 65°C to 150°C
NOTE 1: Voltage values are with respect to netw	ork ground terminal.	



# SN54276, SN74276 QUADRUPLE J-K FLIP-FLOPS

## recommended operating conditions

		SN54276		SN74276				
	_	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, VCC		4.5	5	5.5	4,75	5	5.25	V
High-level output cur	rent, IOH			800			-800	μA
Low-level output curi	ent, IQL	·		16	1		16	mA
Clock frequency		0		35	0		35	MH
	Clock high	13.5			13,5			ns
Pulse width, tw	Clock low	15			15			
	Preset or clear low	12			12			
	J, K inputs	31			34			ns
Setup time, t <sub>su</sub>	Clear and preset inactive state	104			104			113
Input hold time, th	· · · · · · · · · · · · · · · · · · ·	101			104			ns
Operating free-air ten	nperature, TA	-55		125	0		70	⊃° [

1 The arrow indicates that the falling edge of the clock pulse is used for reference.

·\_\_\_\_

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS <sup>†</sup>		MIN	TYPİ	MAX	UNIT
⊻ін	High-level input voltage			2			V
VIL	Low-level input voltage					0.8	V
VIK	Input clamp voltage	V <sub>CC</sub> = MIN,	1 <sub>1</sub> = -12 mA			-1.5	V
∨он	High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V,	V <sub>IH</sub> ≈ 2 V, I <sub>OH</sub> ≈ -800 µA	2.4	3.4		v
V <sub>OL</sub>	Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>1L</sub> = 0.8 V,	V <sub>IH</sub> = 2 V, I <sub>OL</sub> = 16 mA		0.2	0,4	V
4	Input current at maximum input voltage	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 5.5 V			1	mА
<u>,</u> Чн	High-level input current	VCC = MAX,	V1 = 2.4 V			40	μA
ŧ۱L	Low-level input current	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 0.4 V	1		-1.6	mA
los	Short-circuit output current §	V <sub>CC</sub> = MAX	·	_30		85	mА
TCC	Supply current	V <sub>CC</sub> = MAX		1	60	81	mA

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. ‡All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

 $\S{Not}$  more than one output should be shorted at a time.

# switching characteristics, $V_{CC}$ = 5 V, $T_A$ = 25 °C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ferrer	Maximum clock frequency		35	50		MHz
tPLH	Propagation delay time, low-to-high-level output from preset	C <sub>L</sub> = 15 pF.		15	25	ns
TPHL	Propagation delay time, high-to-low-level output from clear	$R_{L} = 400 \Omega_{\star}$		18	30	ns
telh	Propagation delay time, low-to-high level output from clock	See Note 2	L	17	30	ns
	Propagation delay time, high-to-low lèvel output from clock			20	30	ាទ

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated