SN54196, SN54197, SN54LS196, SN54LS197, SN54S196, SN54S197, SN74196, SN74197, SN74LS196, SN74LS197, SN74S196, SN74S197 50/30/100-MHz PRESETTABLE DECADE OR BINARY COUNTERS/LATCHES OCTOBER 1976-REVISED MARCH 1988

SDLS077

- Performs BCD, Bi-Quinary, or Binary Counting
- Fully Programmable
- Fully Independent Clear Input
- Input Clamping Diodes Simplify System Design
- Output QA Maintains Full Fan-out Capability In Addition to Driving Clock-2 Input

| TYPES | GUARA | | TYPICAL |
|------------------------|-----------|----------|-------------------|
| | CLOCK 1 | CLOCK 2 | POWER DISSIPATION |
| '196, '197 | 0-50 MHz | 0-25 MHz | 240 mW |
| 'LS196, 'LS197 | 0-30 MHz | 0-15 MHz | 80 mW |
| '\$196 , '\$197 | 0-100 MHz | 0-50 MHz | 375 mW |

description

These high-speed monolithic counters consist of four d-c coupled, master-slave flip-flops, which are internally interconnected to provide either a divide-by-two and a divide-by-five counter ('196, 'LS196, 'S196) or a divide-by-two and a divide-by-eight counter ('197, 'LS197, 'S197). These four counters are fully programmable; that is, the outputs may be preset to any state by placing a low on the count/load input and entering the desired data at the data inputs. The outputs will change to agree with the data inputs independent of the state of the clocks.

During the count operation, transfer of information to the outputs occurs on the negative-going edge of the clock pulse. These counters feature a direct clear which when taken low sets all outputs low regardless of the states of the clocks.

These counters may also be used as 4-bit latches by using the count/load input as the strobe and entering data at the data inputs. The outputs will directly follow the data inputs when the count/load is low, but will remain unchanged when the count/load is high and the clock inputs are inactive.

All inputs are diode-clamped to minimize transmissionline effects and simplify system design. These circuits are compatible with most TTL logic families. Series 54, 54LS, and 54S circuits are characterized for operation over the full military temperature range of -55° C to 125°C; Series 74, 74LS, and 74S circuits are characterized for operation from 0°C to 70°C. SN54196, SN54LS196, SN54S196, SN54197, SN54LS197, SN54S197...J OR W PACKAGE SN74196, SN74197...N PACKAGE SN74LS196, SN74S196, SN74LS197, SN74S197...D OR N PACKAGE (TOP VIEW)

| | 14 V <u>CC</u> 13 CLR 12 QD 11 D 10 B 9 QB |
|----------|---|
| CLK 2 [6 | |
| | 8D CLK 1 |





NC - No internal connection

logic symbols[†]



[†] These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, N, and W packages.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing dows not necessarily include testing of all parameters.

TEXAS POST OFFICE BOX 665012 • DALLAS, TEXAS 75265

SN54196, SN54197, SN54LS196, SN54LS197, SN54S196, SN54S197, SN74196, SN74197, SN74LS196, SN74LS197, SN74S196, SN74S197 50/30/100-MHz PRESETTABLE DECADE OR BINARY COUNTERS/LATCHES

typical count configurations

'196, 'LS196, and 'S196 typical count configurations and function tables are the same as those for '176, '197, 'LS197, and 'S197 typical count configurations and function tables are the same as those for '177.

logic diagrams

'196, 'LS196, and 'S196 logic diagrams are the same as those for '176.

'197, 'LS197, and 'S197 logic diagrams are the same as those for '177.

schematics of inputs and outputs





SN54196, SN54197, SN74196, SN74197 50-MHz PRESETTABLE DECADE OR BINARY COUNTERS/LATCHES

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

| Supply voltage, VCC (see Note 1) | | | | | | | - | | | 7V |
|---------------------------------------|----------|---------|----------|---|-----|------|---|--|---|---------------------------------|
| Input voltage | | | | - | | | | | - | 5.5 V |
| Interemitter voltage (see Note 2) | | | | | | | | | | 5.5 V |
| Operating free-air temperature range: | SN54196, | SN54197 | Circuits | | • . | | | | | -55°C to 125°C |
| | SN74196, | SN74197 | Circuits | - | | | | | | 0° C to 70° C |
| Storage temperature range | | | | | | | | | | |

NOTES: 1. Voltage values are with respect to network ground terminal.

2. This is the voltage between two emitters of a multiple-emitter transistor. For this circuit, this rating applies between the Clear and Load inputs.

recommended operating conditions

| · · | | SN5 | 4196, SN | 54197 | SN74 | 196, SN7 | 4197 | |
|--|-----------------|----------|----------|-------|----------|----------|------|-----|
| | | MIN | NOM | MAX | MIN | NOM | MAX | UNI |
| Supply voltage, VCC | | 4.5 | 5 | 5.5 | 4.75 | 5 | 5.25 | V |
| High-level output current, IOH | | 1 | | 800 | | | -800 | μA |
| Low-level output current, IOL | | | | 16 | | | 16 | mA |
| 0 | Clock-1 input | 0 | | 50 | 0 | | 50 | |
| Count frequency | Clock-2 input | 0 | | 25 | 0 | | 25 | MH. |
| | Clock-1 input | 10 | | | 10 | | | |
| D. L. S. L. | Clock-2 input | 20 | | | 20 | | | |
| Pulse width, t _w | Clear | 15 | | | 15 | | | ns |
| | Load | 20 | | | 20 | | | |
| | High-level data | tw(load) | | | tw(load) | | | |
| Input hold time, t _h (see Note 3) | Low-level data | tw(load) | ÷ | | tw(ioad) | | | ns |
| | High-level data | 10 | | | 10 | | | |
| Input setup time, t _{su} (see Note 3) | Low-level data | 15 | | | 15 | | | ns |
| Count enable time, ten (see Note 4) | | 20 | | | 20 | | | ns |
| Operating free-air temperature, TA | | -55 | | 125 | 0 | | 70 | °°. |

NOTES: 3. Setup and hold times are with respect to the falling edge of the load input.

4. Minimum count enable time is the interval immediately preceding the negative-going edge of the clock pulse during which interval the count/load and clear inputs must both be high to ensure counting.



SN54196, SN54197, SN74196, SN74197 50-MHz PRESETTABLE DECADE OR BINARY COUNTERS/LATCHES

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| | PARAMETER | 1 | TEST CONDITIO | Net | SN54 | 196, SN | 74196 | SN54 | | | |
|-------------|---------------------------|-----------------|---|-------|------|---------|-------|------|------|------|------|
| | | | | 149. | MIN | TYP‡ | MAX | MIN | TYP‡ | MAX | דואט |
| VIH | High-level input voltage | | | | 2 | | | 2 | | | V |
| VIL | Low-level input voltage | | | | | | 0.8 | | | 0.8 | V |
| VIK | Input clamp voltage | | $V_{CC} = MIN, I_{I} = -12$ | пA | | | -1.5 | l | | -1.5 | |
| ∨он | High-level output voltage | • | V _{CC} = MIN, V _{IH} = 2 V V _{IL} = 0.8 V, I _{OH} = -8 | - | 2.4 | 3.4 | | 2.4 | 3.4 | | v |
| VOL | Low-level output voltage | | $V_{CC} = MIN, V_{1H} = 2V$ $V_{1L} = 0.8V, I_{OL} = 16$ | | | 0.2 | 0,4 | | 0.2 | 0.4 | v |
| 4 | Input current at maximu | m input voltage | V _{CC} = MAX, V ₁ = 5.5 V | / | | | 1 | | | 1 | mA |
| | | Data, Load | | | 1 | | 40 | h | | 40 | |
| н | High-level input current | Clear, clock 1 | VCC = MAX, VI = 2.4 \ | / | | | 80 | | | 80 | μA |
| | | Clock 2 | | | | | 120 | | | 80 | |
| | | Data, Load | | | | | -1.6 | | | -1.6 | |
| 1 | Law level insuit oursest | Clear | | | | | -3.2 | | | -3.2 | |
| μL | Low-level input current | Clock 1 | $V_{CC} = MAX, V_I = 0.4 $ | ŗ | | | -4.8 | | | -4.8 | mΑ |
| | | Clock 2 | | | | | -6.4 | | | -3.2 | 1 |
| 100 | Short-circuit output curr | ant ă | Non a MAX | SN54' | -20 | | -57 | -20 | | -57 | |
| los | onore-circuit output curr | ent s | V _{CC} = MAX | SN74' | -18 | | 57 | -18 | | -57 | mΑ |
| ' cc | Supply current | | VCC = MAX, See Note | 5 | | 48 | 59 | | 48 | 59 | mΑ |

NOTE 5: ICC is measured with all inputs grounded and all outputs open.

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡]All typical values are at $V_{CC} = 5 V$, $T_A = 25 °C$.

§Not more than one output should be shorted at a time.

10A outputs are tested at IOL = 16 mA plus the limit value of IIL for the clock-2 input. This permits driving the clock-2 input while fanning out to 10 Series 54/74 loads.

| PARAMETER # | FROM (INPUT) | TO (OUTPUT) | TEST CONDITIONS | | SN5419 SN7419 | | | N5419 | | UNIT |
|------------------|-----------------|---|----------------------|-----|------------------|-----|-----|-------|-----|------|
| | (| 10011017 | | MIN | ТҮР | MAX | MIN | TYP | MAX | |
| fmax | Clock 1 | QA | | 50 | 70 | | 50 | 70 | | MHz |
| ^t PLH | Clock 1 | QA | | | 7 | 12 | | 7 | 12 | |
| ^t PHL | GIOCK | α _A | | | 10 | 15 | | 10 | 15 | ns |
| tPLH | Clock 2 | 0 _B | | | 12 | 18 | | 12 | 18 | |
| tPHL | | ΔB | | | 14 | 21 | | 14 | 21 | ns |
| tPLH | Clock 2 | QC | | | 24 | 36 | | 24 | 36 | |
| TPHL | GIOCK 2 | <u>4</u> C | CL = 15 pF, | | 28 | 42 | | 28 | 42 | ns |
| ™LH | Clock 2 | 0- | $R_{L} = 400\Omega,$ | | 14 | 21 | | 36 | 54 | |
| ^t PHL | GIOCK 2 | 0 _D | See Note 6 | | 12 | 18 | | 42 | 63 | ns |
| tPLH | A, B, C, D | 0 _A , 0 _B , 0 _C , 0 _D | | | 16 | 24 | | 16 | 24 | |
| tPHL | A, 5, 0, D | CA, CB, CC, CD | | | 25 | 38 | | 25 | 38 | ns |
| ^t PLH | Load | Апу | | | 22 | 33 | | 22 | 33 | |
| TPHL | LOad | | | | 24 | 36 | | 24 | 36 | ns |
| TPHL | Clear | Any | | | 25 | 37 | | 25 | 37 | ns |

switching characteristics, V_{CC} = 5 V, T_A = 25°C

#fmax = maximum count frequency.

tPLH = propagation delay time, low-to-high-level output.

tpHL = propagation delay time, high-to-low-level output.

NOTE 6: Load circuit, input conditions, and voltage waveforms are the same as those shown for the '176, '177 except that testing f_{max} , $V_{IL} = 0.3 V$.



SN54LS196, SN54LS197, SN74LS196, SN74LS197 30 MHz PRESETTABLE DECADE OR BINARY COUNTERS/LATCHES



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

| Supply voltage, VCC (see Note 1) |
|---|
| Input voltage |
| Operating free-air temperature range: SN54LS196, SN54LS197 Circuits 55°C to 125°C |
| SN74LS196, SN74LS197 Circuits |
| Storage temperature range |

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

| | | | SN54LS1 | 96, SN5 | 4LS197 | SN74LS1 | 96, SN7 | 4LS197 | |
|---------------------|--|-----------------|---------|---------|------------|---------|---------|--------|---------|
| | | | MIN | NOM | MAX | MIN | NOM | MAX | UNIT |
| Vcc | Supply voltage | | 4.5 | 5 | 5.5 | 4.75 | 5 | 5.25 | V |
| іон | High-level output current | | | | -400 | | | -400 | μA |
| IOL | Low-level output current | | | | 4 | | | B | mΑ |
| | Count frequency | Clock-1 input | 0 | | 30 | 0 | | 30 | N.41.1- |
| | Count frequency | Clock-2 input | 0 | | 1 5 | 0 | | 15 | MHz |
| • | | Clock-1 input | 20 | | | 20 | | | |
| | Pulse width | Clock-2 input | 30 | | | 30 | | | |
| t _{vu} | Fuise wiath | Clear | 15 | | | 15 | | | ns |
| | | Load | 20 | | | 20 | • • | | |
| 4 . | Input hold time, (see Note 3) | High-level data | tw(load | d) (t | | tw(loa | d) | | |
| th | input hold time, isee Note 5/ | Low-level data | tw(load | i) | · ··· | tw(loa | d) | | пs |
| | In the second se | High-level data | 10 | | | 10 | • | | |
| tsu | Input setup time, (see Note 3) | Low-level data | 15 | | | 15 | | 1 | ns |
| | | Clock 1 | 30 | | | 30 | | | |
| ^t enable | Count enable time, (see Note 4) | Clock 2 | 50 | | | 50 | | | ns |
| Тд | Operating free-air temperature | | 55 | | 125 | 0 | | 70 | °C |

NOTES: 3. Setup and hold times are with respect to the falling edge of the load input.

4. Minimum count enable time is the interval immediately preceding the negative-going edge of the clock pulse during which interval the count/load and clear inputs must both be high to ensure counting.



SN54LS196, SN54LS197, SN74LS196, SN74LS197 30-MHz PRESETTABLE DECADE OR BINARY COUNTERS/LATCHES

| | PARAM | ETER | TE | | s† | | V54LS1 V54LS1 | | 1 | 174LS1 174LS1 | | רואט |
|-------|-------------------|-------------------|---|---|-------------|-----|------------------|------|-----|------------------|------|------|
| | | | | | | MIN | TYP [‡] | MAX | MIN | TYP‡ | MAX | |
| Vitt. | High-level input | voltage | | | | 2 | | | 2 | | | V |
| VIL | Low-level input v | voltage | | | | | | 0.7 | | | 0.8 | V |
| Чĸ | Input clamp volt | age | VCC = MIN, | II = -18 mA | | | | -1.5 | | | -1.5 | v |
| ∨он | High-level output | t voltage | V _{CC} = MIN, V _{IL} = V _{IL max} | V _{IH} = 2 V, , I _{OH} = -400 µ/ | | 2.5 | 3.4 | | 2.7 | 3.4 | | v |
| | • • • • | | VCC = MIN, | | IOL = 4 mA | | 0,25 | 0,4 | | 0.25 | 0.4 | |
| VOL | Low-level output | tvoltage | VIL = VIL max | | IOL = 8 mA® | | Ċ. | | | 0.35 | 0.5 | |
| | | Data, Load | | | • • • • | | | 0.1 | | | 0.1 | |
| | Input current | Clear, clock 1 | | W 661 | | | | 0,2 | | | 0.2 | |
| ų | at maximum | Clock 2 of 'LS196 | V _{CC} ≁ MAX, | vi = 5.5 v | | | | 0.4 | | | 0.4 | [mA |
| | input voltage | Clock 2 of 'LS197 | | | | | | 0.2 | | | 0.2 | |
| | | Data, Load | | | | | | 20 | | | 20 | |
| 1 | High-level | Clear, clock 1 | Vcc = MAX, | V 0 7 V | | | | 40 | | | 40 | |
| ін | input current | Clock 2 of 'LS196 | VCC - WAA, | vj - 2.7 v | | | | 80 | | | 80 | μA |
| | | Clock 2 of 'LS197 | | | | | | 40 | | | 40 | |
| | | Data, Load | | | | | | -0.4 | | | -0.4 | |
| | Low-level | Clear | | | | | | 0.8 | | | -0.8 | 1 |
| ΗL | Input current | Clock 1 | VCC = MAX, | Vj = 0.4 V | | | | -2.4 | | | -2.4 | mΑ |
| | inpar content | Clock 2 of 'LS196 | | | | | | -2.8 | | | -2.8 | |
| | | Clock 2 of 'LS197 | <u> </u> | | <u></u> | | | 1.3 | | | -1.3 | L |
| los | Short-circuit out | put current S | VCC = MAX | | | 20 | | -100 | -20 | | -100 | |
| Icc | Supply current | | V _{CC} = MAX, | See Note 5 | | | 16 | 27 | | 16 | 27 | mA |

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡]All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second. $<math>Q_A$ outputs are tested at specified I_{OL} plus the limit value of I_{L} for the clock-2 input. This permits driving the clock-2 input while maintaining full fan-out capability.

NOTE 5. ICC is measured with all inputs grounded and all outputs open.

switching characteristics, V_{CC} = 5 V, T_A = 25° C

| PARAMETER # | FROM | TO | TEST CONDITIONS | | 154LS1 174LS1 | | | 154 LS1 174 LS1 | | |
|------------------|------------|---------------------|--------------------------------------|-----|------------------|-----|-----|--------------------|-----|-----|
| | (INPUT) | (OUTPUT) | | MIN | TYP | MAX | MIN | ТҮР | MAX | 1 |
| fmax | Clock 1 | QA | | 30 | 40 | | 30 | 40 | | MHz |
| ^t PLH | Clock 1 | 0. | | | 8 | 15 | | 8 | 15 | пз |
| TPHL | GIÚCK I | QA | | | 13 | 20 | | 14 | 21 | |
| τριμ | Clock 2 | (De | | | 16 | 24 | | 12 | 19 | ns |
| tPHL | CIUCK 2 | 0 _B | | | 22 | 33 | | 23 | 35 | 115 |
| ^t PLH | Clock 2 | 0.7 | $C_{1} = 15 \text{ pc}$ | | 38 | 57 | | 34 | 51 | п\$ |
| ^t ₽HL | CIOCK 2 | QC | C _L = 15 pF, | | 41 | 62 | | 42 | 63 | 115 |
| [†] PLH | Clock 2 | 0- | R _L = 2 kΩ, See Note 6 | | 12 | 18 | | 55 | 78 | |
| tPHL | CIOCK 2 | QD | See Note 6 | | 30 | 45 | | 63 | 95 | ns |
| ΨLH | | | | | 20 | 30 | | 18 | 27 | |
| 1PHL | A, B, C, D | $Q_A, Q_B, Q_C Q_D$ | | | 29 | 44 | | 29 | 44 | ns |
| ^t PLH | Logd | ٨٠٠ | | | 27 | 41 | | 26 | 39 | |
| ^t PHL | Load | Any | | | 30 | 45 | | 30 | 45 | ns |
| ^t PHL | Clear | Апу | | | 34 | 51 | | 34 | 51 | ns |

[#]fmax = maximum count frequency.

 $t_{PLH} \equiv$ propagation delay time, low-to-high-level output, $t_{PHL} \equiv$ propagation delay time, high-to-low-level output.

NOTE 6: Load circuit, input conditions, and voltage waveforms are the same as those shown for the '176, '177 except that $t_r \le 15$ ns, $t_f \le 6$ ns, and $V_{ref} = 1.3$ V (as opposed to 1.5 V).



SN54S196, SN54S197, SN74S196, SN74S197 100 MHz PRESETTABLE DECADE OR BINARY COUNTERS/LATCHES



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

| Supply voltage, V _{CC} (see Note 1) | | | | | | | | | | | | | | | | | | • | | | | | | - | 7 V |
|--|-----|-----|-----|------|-----|------|-----|------|------|----|---|---|---|---|---|---|---|---|---|---|---|------|------|----------------|-----|
| Input voltage | | | - | - | | | | - | | | | - | · | | - | | - | | | - | - | - | | 5. | 5 V |
| Operating free-air temperature range: | SN: | 54S | 190 | 5, 5 | SN5 | 4S ' | 197 | ' Ci | rcui | ts | | | | | | | | | | | _ | -55° | C to | o 1 2 5 | 5°C |
| | | | | | | | | | | | | | | | | | | | | | | | | to 70 | |
| Storage temperature range | • | • | • | • | • | | • | • | · | | • | - | • | • | • | • | • | • | • | • | | ·65° | C to | o 150 | з°с |

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

| | | SN54 | S196, SN5 | 4S197 | SN74 | S196, SN7 | 4\$197 | |
|--|-----------------|------|-----------|-------|------|-----------|--------|--------|
| | | MIN | NOM | MAX | MIN | NOM | MAX | רואט – |
| Supply voltage, VCC | | 4.5 | 5 | 5.5 | 4.75 | 5 | 5.25 | V |
| High-level output current, IOH | | | | -1 | | •• | 1 | mA |
| Low-level output current, IOL | | | | 20 | | | 20 | mA |
| Clash formuran | Clock-1 input | 0 | | 100 | 0 | | 100 | MH2 |
| Clock frequency | Clock-2 input | 0 | | 50 | 0 | | 50 | |
| | Clock-1 input | 5 | | | 5 | | | |
| D 1 1 (4) - | Clock-2 input | 10 | | | 10 | | |] |
| Pulse width, t _w | Clear | 30 | | | 30 | | | ns |
| | Load | 5 | | | 5 | | | |
| | High-level data | 31 | | | 31 | | | |
| Input hold time, th (see Note 3) | Low-level data | 31 | | | 31 | | | - ns |
| Lesus status sime to Japa Nata 2) | High-level data | 61 | | ~~~ | 61 | | | |
| Input setup time, t _{su} (see Note 3) | Low-level data | 61 | - | | 61 | | | - ns |
| Count enable time, ten (see Note 4) | | 12 | | | 12 | | | ns |
| Operating free-air temperature, TA | | -55 | | 125 | 0 | | 70 | °C |

NOTES: 3. Setup and hold times are with respect to the falling edge of the load input.

4. Minimum count enable time is the interval immediately preceding the negative-going edge of the clock pulse during which interval the count/load and clear inputs must both be high to ensure counting.



SN54S196, SN54S197, SN74S196, SN74S197 **100-MHz PRESETTABLE DECADE OR BINARY COUNTERS/LATCHES**

| PARAMETER | | TEST CONDITIONS T | | | SN54S196, SN74S196 | | | SN54S197, SN74S197 | | | | |
|-----------------|------------------|------------------------|------------------------|-----------------------------|-----------------------|------|--------|-----------------------|------|-----|-------|----|
| | | | | | MIN | TYP‡ | МАХ | MIN 2 | TYP‡ | MAX | | |
| V _{fH} | | | | | 2 | | | | | | | |
| VIL | | | | | | | | 0.8 | | | 0.8 | V |
| VIK | | V _{CC} = MIN, | lj = –18 mA | | | | | -1.2 | | | -1.2 | V |
| ∨он | | Vcc ≖ MIN, | | | 545 | 2.5 | 3.4 | | 2.5 | 3.4 | | v |
| ۴ОН | , | | 10H = -1 mA | | 74S | 2.7 | 3.4 | | 2.7 | 3.4 | | |
| Vai | | V _{CC} = MIN, | V _{IH} = 2 V, | V, V _{IL} = 0.8 V, | | 1 | | | | | | v |
| VOL | | IOL = 20 mA 4 | | | | | | 0.5 | 1 | | 0.5 | |
| tj – | | V _{CC} = MAX, | V ₁ ≈ 5.5 V | | | | | 1 | | | 1 | mА |
| ЧН | Clock 1, clock 2 | VCC = MAX, | V ₁ = 2.7 V | | | | | 150 | | | 150 | |
| | All other inputs | | | | | - | | 50 | | 50 | 50 | μA |
| ۱ <u>۱</u> | Data, Load | V _{CC} = MAX, | V ₁ = 0.5V | | | 1 | - 0.75 | | | | 0.75 | |
| | Clear | | | | | | | | | - | -0.75 | mA |
| | Clock 1 | | | | | | | -8 | | | 8 | mΑ |
| | Clock 2 | | | | | | | -10 | | | -6 | mА |
| IO5\$ | | VCC = MAX | | | | 30 | | -110 | -30 | | -110 | mΑ |
| | | Vcc = MAX, | San Nota 5 | | 54S | | 75 | 110 | | 75 | 110 | |
| lee | | | 246 MOLE 2 | | 74\$ | 1 | 75 | 120 | | 75 | 120 | mΑ |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions,

[‡] All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$. ¶ Q_A outputs are tested at $I_{OL} = 20$ mA plus the limit value of $I_{|L}$ for the clock-2 input. This permits driving the clock-2 input while fanning out to 10 Series 54S/74S loads.

§ Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second. NOTE 5: ICC is measured with all input grounded and all outputs open.

| PARAMETER # | (FROM (INPUT) | TO (OUTPUT) | TEST CONDITIONS | SN54S196, SN74S196 | | | SN54S197, SN74S197 | | | UNIT |
|------------------|------------------|------------------------------|---------------------------------------|-----------------------|-----|-----|-----------------------|-----|-----|------|
| | | | | MIN | TYP | MAX | MIN | TYP | MAX | |
| fmax | Clock 1 | a _A | RL = 280 Ω, CL = 15 pF, See Note 7 | 100 | 140 | _ | 100 | 140 | • | MHz |
| ^t PLH | Clack 1 | ۵ _A | | | 5 | 10 | | 5 | 10 | ns |
| ^t PHL | | | | | 6 | 10 | | 6 | 10 | |
| ^t PLH | Clock 2 | a _B | | | 5 | 10 | | 5 | 10 | - ns |
| ^t PHL | | | | | 8 | 12 | | 8 | 12 | |
| ^t PLH | Clock 2 | a _C | | | 12 | 18 | | 12 | 18 | - ns |
| ^t PHL | | | | | 16 | 24 | | 15 | 22 | |
| t PLH | Clock 2 | a _D | | | 5 | 10 | | 18 | 27 | ns |
| ^t ₽HL | | | | | 8 | 12 | | 22 | 33 | |
| ^t PLH | A,B,C,D | $Q_{A}, Q_{B}, Q_{C}, Q_{D}$ | | | 7 | 12 | | 7 | 12 | ns |
| ^t PHL | A,0,0,0 | | | | 12 | 18 | | 12 | 18 | 113 |
| ^t PLH | Load | Any | | | 10 | 18 | | 10 | 18 | ns |
| ^t PHL | | | | | 12 | 18 | | 12 | 18 | |
| ^t PHL | Clear | Any | | | 26 | 37 | | 26 | 37 | пs |

switching characteristics $V_{CC} = 5 V_{-} T_{A} = 25^{\circ} C$

[#]fmax = maximum count frequency.

 $t_{PLH} \equiv$ propagation delay time, low-to-high-level output.

tpHL = propagation delay time, high-to-low-level output.

NOTE 7: Load circuit, input conditions, and voltage waveforms are the same as those shown in Section 1.



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated