SN54192, SN54193, SN54LS192 SN54LS193, SN74192, SN74193, SN74LS192, SN74LS193 SYNCHRONOUS 4-BIT UP/DOWN COUNTERS (DUAL CLOCK WITH CLEAR) SDLS074 DECEMBER 1972-REVISED MARCH 1988

Cascading Circuitry Provided Internally

- Synchronous Operation
- Individual Preset to Each Flip-Flop
- Fully Independent Clear Input

TYPES	TYPICAL MAXIMUM	TYPICAL
	COUNT FREQUENCY	POWER DISSIPATION
192,193	32 MHz	325 mW
'LS192,'LS193	32 MHz	95 mW

description

These monolithic circuits are synchronous reversible (up/down) counters having a complexity of 55 equivalent gates. The '192 and 'LS192 circuits are BCD counters and the '193 and 'LS193 are 4-bit binary counters. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincidently with each other when so instructed by the steering logic. This mode of operation eliminates the output counting spikes which are normally associated with asynchronous (ripple-clock) counters.

The outputs of the four master-slave flip-flops are triggered by a low-to-high-level transition of either count (clock) input. The direction of counting is determined by which count input is pulsed while the other count input is high.

All four counters are fully programmable; that is, each output may be preset to either level by entering the desired data at the data inputs while the load input is low. The output will change to agree with the data inputs independently of the count pulses. This feature SN54192, SN54193, SN54LS192, SN54LS193 . . . J OR W PACKAGE SN74192, SN74193 . . . N PACKAGE SN74LS192, SN74LS193 . . . D OR N PACKAGE (TOP VIEW)

вГГ	-		Vcc
		\bigcirc 16 $[$	VUL
OB∐:	2	15	А
	3	14□	CLR
DOWN	4	13 🗍	BO
UP	5	12	co
~	6	- 11 D	LOAD
Qρ[]	7	10 🗍	С
GND	8	<u>9</u> D	D

SN54LS192, SN54LS193 ... FK PACKAGE (TOP VIEW)



NC - No internal connection

allows the counters to be used as modulo-N dividers by simply modifying the count length with the preset inputs.

A clear input has been provided which forces all outputs to the low level when a high level is applied. The clear function is independent of the count and load inputs. The clear, count, and load inputs are buffered to lower the drive requirements. This reduces the number of clock drivers, etc., required for long words.

These counters were designed to be cascaded without the need for external circuitry. Both borrow and carry outputs are available to cascade both the up- and down-counting functions. The borrow output produces a pulse equal in width to the count down input when the counter underflows. Similarly, the carry output produces a pulse equal in width to the count-up input when an overflow condition exists. The counters can then be easily cascaded by feeding the borrow and carry outputs to the count-down and count-up inputs respectively of the succeeding counter.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

	SN54'	SN54LS	SN74'	SN74LS	UNIT
Supply voltage, V _{CC} (see Note 1)	7	7	7	7	V
Input voltage	5.5	7	5.5	7	l v
Operating free-air temperature range	- 55	- 55 to 125		to 70	°C
Storage temperature range	- 65 to 150		– 65 to 150		_∘c

NOTE 1: Voltage values are with respect to network ground terminal

PRODUCTION DATA documents contain information current as of publication data. Products conform to specifications par the terms of Taxas instruments standard warranty. Production personsing does not necessarily include testing of ell personators.



SN54192, SN54LS192, SN74192, SN74LS192 Synchronous 4-bit up/down counters (dual clock with clear)



Pin numbers shown are for D, J, N, and W packages.



SN54193, SN54LS193, SN74193, SN74LS193 Synchronous 4-bit UP/Down Counters (Dual Clock with Clear)



Pin numbers shown are for D, J, N, and W packages.



SN54192, SN54193, SN54LS192, SN54LS193 SN74192, SN74193, SN74LS192, SN74LS193 SYNCHRONOUS 4-BIT UP/DOWN COUNTERS (DUAL CLOCK WITH CLEAR)



[†]These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, N, and W packages. schematics of inputs and outputs





(12) CO

(13) BO

(<u>3)</u> 0_A

(2) 0_B

(<u>6)</u> (<u>6)</u> (<u>6)</u>

(7) a_D

SN54192, SN54LS192, SN74192, SN74LS192 SYNCHRONOUS 4-BIT UP/DOWN COUNTERS (DUAL CLOCK WITH CLEAR)

'192, 'LS192 DECADE COUNTERS

typical clear, load, and count sequences

Illustrated below is the following sequence:

- 1. Clear outputs to zero.
- 2. Load (preset) to BCD seven.
- 3. Count up to eight, nine, carry, zero, one, and two.
- 4. Count down to one, zero, borrow, nine, eight, and seven.



NOTES: A. Clear overrides load, date, and count inputs.

B. When counting up, count-down input must be high; when counting down, count-up input must be high.



SN54193, SN54LS193, SN74193, SN74LS193 Synchronous 4-bit up/down counters (dual clock with clear)

'193, 'LS193 BINARY COUNTERS

typical clear, load, and count sequences

Illustrated below is the following sequence:

- 1. Clear outputs to zero.
- 2. Load (preset) to binary thirteen.
- 3. Count up to fourteen, fifteen, carry, zero, one, and two.
- 4. Count down to one, zero, borrow, fifteen, fourteen, and thirteen.



NOTES: A. Clear overrides load, data, and count inputs.

B. When counting up, count-down input must be high; when counting down, count-up input must be high.



SN54192, SN54193, SN74192, SN74193 SYNCHRONOUS 4-BIT UP/DOWN COUNTERS (DUAL CLOCK WITH CLEAR)

recommended operating conditions

			SN54192 SN54193			SN74192 SN74193			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
юн	High-level output current				-0.4			-0.4	mA
IOL	Low-level output current				16			16	mA
fclock	Clock frequency		0		25	0		25	MHz
tw	Width of any input pulse		20			20			ns
tsu	Data setup time, (see Figure 1)		20			20			ns
		Data, high or low	0			0			
τh	Hold time	LOAD	3			3			ns
TA	Operating free-air temperature		55		125	0		70	°c

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS [†]		SN54192 SN54193			SN74192 SN74193		
			MIN	ТҮР≞	MAX	MIN	TYPŦ	MAX	
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.8			0.8	V
VIK	Input clamp voltage	$V_{CC} = MIN, I_1 = -12 \text{ mA}$			-1.5			-1.5	V
Vон	High-level output voltage	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OH} = -0.4 mA	2.4	3.4		2.4	3.4		v
VOL	Low-level output voltage	$V_{CC} = MIN, V_{IH} = 2 V$ $V_{IL} = 0.8 V, I_{OL} = 16 mA$		0.2	0.4		0.2	0.4	v
4	Input current at maximum input voltage	V _{CC} = MAX, V _I = 5.5 V			1			1	mA
ЧΗ	High-level input current	V _{CC} = MAX, V _I = 2.4 V			40			40	μA
ιL	Low-level input current	V _{CC} = MAX, V _I = 0.4 V			-1.6	1		-1.6	mA
los	Short-circuit output current §	V _{CC} - MAX	-20		-65	-18		-65	mA
¹ CC	Supply current	V _{CC} = MAX, See Note 2		65	89		65	102	mA

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type. $\frac{1}{2}$ All typical values are at V $_{CC}$ = 5 V. T $_{A}$ = 25 $^{\circ}$ C.

Not more than one output should be shorted at a time. NOTE 2. ICC is measured with all outputs open, clear and load inputs grounded, and all other inputs at 4.5 V.

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$

PARAMETER	FROM INPUT	TO OUTPUT	TEST CONDITIONS	MIN	түр	мах	UNIT
f _{max}				25	32		MHz
tPLH	UP	co			17	26	
tPHL	UF			16	24	ns	
™LH	DOWN	BO	C _L = 15 pF,		16	24	
tPHL	DOWN	60	- R _L = 400 Ω,		16	24	ns
^t ₽LH		<u>a</u>	See Figures 1 and 2		25	38	
tPHL			31	47	ns		
tPLH	LOAD	Q			27	40	
tPHL	LUAU	<u> </u>			29	40	ns
tPHL	CLR	Q			22	35	nş

¶f_{max} = maximum clock frequency

 $\begin{array}{l} \hline rreat \\ r_{\rm PLH} \equiv propagation \ delay \ time, \ low-to-high-level \ output \\ r_{\rm PHL} \equiv propagation \ delay \ time, \ high \ to-low-level \ output \\ \end{array}$



SN54LS192, SN54LS193, SN74LS192, SN74LS193 SYNCHRONOUS 4-BIT UP/DOWN COUNTERS (DUAL CLOCK WITH CLEAR)

recommended operating conditions

			SN54LS192 SN54LS193			SN74LS192 SN74LS193			
		MIN	NOM	MAX	MIN	NOM	MAX	1	
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	V	
юн	High-level output current			-400			-400	μA	
IOL	Low-level output current			4	1		8	mA	
fclock	Clock frequency	0		25	0		25	MHz	
tw	Width of any input pulse	20			20			1 1 15	
	Clear inactive-state setup time	15			15			ns	
tsu	Load inactive-state setup time	15			15			ns	
	Data setup time (see Figure 1)	20			20			ns	
1h	Data hold time	5			5			ns	
Т _А	Operating free-air temperature range	-55		125	0		70	°c	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS [†]			SN54LS192 SN54LS193			SN74LS192 SN74LS193			UNIT
					MIN	ΤΥΡ‡	MAX	MIN	τγρ‡	MAX	
⊻ін	High-level input voltage				2			2			V
VIL	Low-revel input voltage						0.7			0.8	V
Vik	Input clamp voltage	V _{CC} = MIN,	I _I = →18 mA				- 1.5			-1.5	v
∨он	High-level output voltage		V _{IH} ≏ 2 V, , I _{OH} = -400 µA	4	2.5	3.4		2.7	3.4		v
VOL	Low-level output voltage	V _{CC} = MIN, V _{IL} = V _{IL} max	V _{IH} = 2 V,	1 _{0L} = 4 mA 1 _{0L} = 8 mA	-	0.25	0.4		0.15 0.35	0.4 0.5	v
II.	Input current at maximum input voltage	V _{CC} = MAX,	V ₁ = 7 V				0,1			0.1	mΑ
Чн	High-level input current	VCC = MAX,	V ₁ = 2.7 V		1		20			20	μA
ΊL	Low-level input current	V _{CC} = MAX,	VI = 0.4 V				-0.4			-0.4	mA
los	Short-circuit output current §	V _{CC} = MAX			-20		-100	-20		-100	mΑ
^I CC	Supply current	V _{CC} = MAX,	See Note 2			19	34		19	34	mΑ

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type ¹All typical values are at V_{CC} = 5 V, T_A = 25° C $\frac{8}{3}$ Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 2: I_{CC} is measured with all outputs open, clear and load inputs grounded, and all other inputs at 4.5 V

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$

PARAMETER	FROM INPUT	ΤΟ Ουτρυτ	TEST CONDITIONS	MIN	түр	МАХ	דואט
fmax				25	32		MHz
^t PLH	– UP				17	26	
τрнι	UF			18	24	ns	
1PLH	DOWN	BO	C _L - 15 pF,		16	24	
¹ PHL	DOWN	80	$R_{L} = 2 k\Omega$		15	24	D S
¹ PLH	UP OR DOWN	a	See Figures 1 and 2		27	38	
¹ PHL					30	47	ns
1PLH		Q			24	40	
трнц	LUAD	LOAD			25	40	ns
'PHL	CLR	Q			23	35	ns



a_D о_с OUTPUTS а_в v_{CC} ٥A > UP DATA PULSE BO - OPEN GENERATOR RL CO OPEN (See Note A) А ۵A в CLEAR PULSE 0_B (See Note C) С GENERATOR .CL (See Note B) Q_{C} (See Note A) D OD LOAD CLR PULSE -LOAD GENERATOR LOAD CIRCUIT 1 (See Note A) ≟ ╧ LOAD CIRCUIT 2 (Same as Load Circuit 1) LOAD CIRCUIT 2 (Same as Load Circuit 1) LOAD CIRCUIT 4 (Same as Load Circuit 1) TEST CIRCUIT NOTES: A. The pulse generators have the following characteristics: $Z_{OUt} \approx 50 \ \Omega$ and for the data pulse generator PRR $\leq 500 \ \text{kHz}$, duty cycle = 50%; for the load pulse generator PRR is two times data PRR, duty cycle = 50% B. CL includes probe and jig capacitance. C. Diodes are 1N3064 or equivalent. D. t_r and $t_f \leq 7$ ns.

E. Vref is 1.5 V for '192 and '193, 1.3 V for 'LS192 and 'LS193.



PARAMETER MEASUREMENT INFORMATION

POST OFFICE BOX 655012 . DALLAS, TEXAS 75265

TEXAS TO INSTRUMENTS

4



SN54192, SN54193, SN74192, SN74192, SN74193, S SN74192, SN74193, S 4-BIT , SN54LS192, , SN74LS192, **UP/DOWN** 2, SN54LS193, 2, SN74LS193 COUNTERS (DUAL CLOCK WITH CLEAR)

10

SN54192, SN54193, SN54LS192, SN54LS193, SN74192, SN74193, SN74LS192, SN74LS193 SYNCHRONOUS 4-BIT UP/DOWN COUNTERS (DUAL CLOCK WITH CLEAR)



PARAMETER MEASUREMENT INFORMATION

TEST CIRCUIT

- NOTES: A. The pulse generators have the following characteristics: PRR = 1 MHz, Z_{out} = 50 Ω , duty cycle = 50%.
 - B. CL includes probe and jig capacitance.
 - C. Diodes are 1N3064 or equivalent.
 - D. Cout-up and dount-down pulse shown are for the '193 and 'LS193 binary counters. Count cycle for '192 and 'LS192 decade counters is 1 through 10.
 - E. Waveforms for outputs $\Omega_A,\,\Omega_B,$ and Ω_C are omitted to simplify the drawing.
 - F. t_{f} and $t_{f} \leq 7$ ns.
 - G. \vec{V}_{ref} is 1.5 V for 192 and 193, 1.3 V for LS192 and LS193.

FIGURE 2A - PROPAGATION DELAY TIMES



SN54192, SN54193, SN54LS192, SN54LS193, SN74192, SN74193, SN74LS192, SN74LS193 Synchronous 4-bit up/down counters (dual clock with clear)



VOLTAGE WAVEFORMS

NOTES: A The pulse generators have the following characteristics: PRR \approx 1 MHz, Z_{out} \approx 50 Ω , duty cycle = 50%.

- B. C_{L} includes probe and jig capacitance.
- C. Diodes are 1N3064 or equivalent.
- D. Cout-up and dount-down pulse shown are for the '193 and 'LS193 binary counters. Count cycle for '192 and 'LS192 decade counters is 1 through 10.
- E. Waveforms for outputs Ω_A , Ω_B , and Ω_C are omitted to simplify the drawing.
- F. t_f and $t_f \leq 7$ ns.
- G. V_{ref} is 1.5 V for '192 and '193, 1.3 V for 'LS192 and 'LS193.

FIGURE 28 - PROPAGATION DELAY TIMES



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated