#### SN54190, SN54191, SN54LS190, SN54LS191, SN74190, SN74191, SN74LS190, SN74LS191 SULS072 SYNCHRONOUS UP/DOWN COUNTERS WITH DOWN/UP MODE CONTROL DECEMBER 1972 - REVISED MARCH 1988

- Counts 8-4-2-1 BCD or Binary
- Single Down/Up Count Control Line
- Count Enable Control Input
- Ripple Clock Output for Cascading
- Asynchronously Presettable with Load Control
- Parallel Outputs
- Cascadable for n-Bit Applications

| түре          | AVERAGE<br>PROPAGATION<br>DELAY | TYPICAL<br>MAXIMUM<br>CLOCK<br>FREQUENCY | TYPICAL<br>POWER<br>DISSIPATION |
|---------------|---------------------------------|--|---------------------------------|
| '190,'191     | 20 ns                           | 25MHz                                    | 325m₩                           |
| 'LS190,'LS191 | 20 ns                           | 25MHz                                    | 100mW                           |

#### description

The '190, 'LS190, '191, and 'LS191 are synchronous, reversible up/down counters having a complexity of 58 equivalent gates. The '191 and 'LS191 are 4-bit binary counters and the '190 and 'LS190 are BCD counters. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the steering logic. This mode of operation eliminates the output counting spikes normally associated with asynchronous (ripple clock) counters.

SN54190, SN54191, SN54LS190. SN54LS191...J PACKAGE SN74190, SN74191...N PACKAGE SN74LS190, SN74LS191...D OR N PACKAGE (TOP VIEW)



#### SN54LS190, SN54LS191 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

The outputs of the four master-slave flip-flops are triggered on a low-to-high transition of the clock input if the enable input is low. A high at the enable input inhibits counting. Level changes at the enable input should be made only when the clock input is high. The direction of the count is determined by the level of the down/up input. When low, the counter count up and when high, it counts down. A false clock may occur if the down/up input changes while the clock is low. A false ripple carry may occur if both the clock and enable are low and the down/up input is high during a load pulse.

These counters are fully programmable; that is, the outputs may be preset to either level by placing a low on the load input and entering the desired data at the data inputs. The output will change to agree with the data inputs independently of the level of the clock input. This feature allows the counters to be used as modulo-N dividers by simply modifying the count length with the preset inputs.

The clock, down/up, and load inputs are buffered to lower the drive requirement which significantly reduces the number of clock drivers, etc., required for long parallel words.

Two outputs have been made available to perform the cascading function: ripple clock and maximum/minimum count. The latter output produces a high-level output pulse with a duration approximately equal to one complete cycle of the clock when the counter overflows or underflows. The ripple clock output produces a low-level output pulse equal in width to the low-level portion of the clock input when an overflow or underflow condition exists. The counters can be easily cascaded by feeding the ripple clock output to the enable input of the succeeding counter if parallel clocking is used, or to the clock input if parallel enabling is used. The maximum/minimum count output can be used to accomplish look-ahead for high-speed operation.

Series 54' and 54LS' are characterized for operation over the full military temperature range of -55°C to 125°C; Series 74' and 74LS' are characterized for operation from 0°C to 70°C.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.



#### logic symbols<sup>†</sup>







 $^\dagger$  These symbols are accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, and N packages.



## SN54190, SN54LS190, SN74190, SN74LS190 SYNCHRONOUS UP/DOWN COUNTERS WITH DOWN/UP MODE CONTROL



TEXAS TEXAS INSTRUMENTS POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

ı

## SN54191, SN54LS191, SN74191, SN74LS191 Synchronous UP/down counters with down/up mode control



POST OFFICE BOX 655012 . DALLAS, TEXAS 75265

. . . . .

## SN54190, SN54LS190, SN74190, SN74LS190 SYNCHRONOUS UP/DOWN COUNTERS WITH DOWN/UP MODE CONTROL

### '190, 'LS190 DECADE COUNTERS

#### typical load, count, and inhibit sequences

Illustrated below is the following sequence:

- 1. Load (preset) to BCD seven.
- 2. Count up to eight, nine (maximum), zero, one, and two.
- 3. Inhibit.
- 4. Count down to one, zero (minimum), nine, eight, and seven.



POST OFFICE BOX 655012 + DALLAS, TEXAS 75265

## SN54191, SN54LS191, SN74191, SN74LS191 SYNCHRONOUS UP/DOWN COUNTERS WITH DOWN/UP MODE CONTROL

#### '191, 'LS191 BINARY COUNTERS

#### typical load, count, and inhibit sequences

Illustrated below is the following sequence:

- 1. Load (preset) to binary thirteen.
- 2. Count up to fourteen, fifteen (maximum), zero, one, and two.
- 3. Inhibit,
- 4. Count down to one, zero (minimum), fifteen, fourteen, and thirteen.





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

| Supply voltage, VCC (see Note 1)  |
|---|
| Input voltage: SN54', SN74' Circuits  |
| SN54LS', SN74LS' Circuits   |
| Operating free-air temperature range: SN54', SN54LS' Circuits   |
| SN74', SN74LS' Circuits   |
| Storage temperature range $\dots \dots \dots$ |

NOTE 1: Voltage values are with respect to network ground terminal.

#### recommended operating conditions

|                      |                                |  | SN54190, SN54191 |     | SN74190, SN74191 |      |     |      |    |
|----------------------|--------------------------------|--|------------------|-----|------------------|------|-----|------|----|
|                      |                                |  | MIN              | NOM | MAX              | MIN  | NOM | MAX  |    |
| Vcc                  | Supply voltage                 |  | 4.5              | 5   | 5.5              | 4.75 | 5   | 5.25 | V  |
| юн                   | High-level output current      |  |                  |     | - 0.8            |      | -   | 0.8  | mA |
| IOL                  | Law-level output               | 1                                      | •                | 16  |                  |      | 16  | mA   |    |
| felock               | Input clock frequ              | 0                                      |                  | 20  | 0                |      | 20  | MHz  |    |
| tw(clock)            | Width of clock input pulse     |  |                  |     |                  | 25   |     |      | ns |
| <sup>t</sup> w(load) | Width of load inp              | ut pulse                               | 35               |     |                  | 35   |     |      | ns |
| •                    | Setup time                     | Data, high or low (See Figure 1 and 2) | 20               |     |                  | 20   |     |      |    |
| t <sub>su</sub>      |                                | Load inactive state                    | 20               |     |                  | 20   |     | _    | 13 |
| thold                | Data hold time                 |  | 0                |     |                  | 0    |     |      | ns |
| TA                   | Operating free-air temperature |  |                  |     | 125              | 0    |     | 70   | °C |

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

|                 | PARAMETER  | TEST CONDITIONS <sup>†</sup>   | SN54       | SN54190, SN54191 |      |     | SN74190, SN74191 |      |      |  |
|-----------------|--|--|------------|------------------|------|-----|------------------|------|------|--|
|                 |  | TEST CONDITIONS'   | MIN        | TYP‡             | MAX  | MIN | TYP‡             | MAX  | UNIT |  |
| ViH             | High-level input voltage                               | V <sub>CC</sub> = MIN  | 2          |                  |      | 2   |                  |      | V    |  |
| VIL             | Low-level input voltage                                | VCC = MIN  | <b>—</b> — |                  | 0.8  | 1 - | -                | 0.8  | V    |  |
| ۷IK             | Input clamp voltage                                    | V <sub>CC</sub> = MIN, I <sub>I</sub> = -12 mA   |            |                  | -1.5 |     |                  | -1.5 | V    |  |
| ∨он             | High-lavel output voltage                              | V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V,<br>V <sub>IL</sub> = 0.8 V, I <sub>OH</sub> = - 0.8 mA | 2.4        | 3.4              |      | 2.4 | 3.4              |      | v    |  |
| VOL             | Low-level output voltage                               | $V_{CC} = MIN, V_{IH} = 2V,$<br>$V_{IL} = 0.8V, I_{OL} = 16 mA$                                      |            | 0.2              | 0.4  |     | 0.2              | 0.4  | v    |  |
| I <sub>I</sub>  | High-level input current at<br>maximum input voltage   | V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V  |            |                  | 1    |     |                  | 1    | mA   |  |
| Чн              | High-level input current<br>at any input except enable |  |            |                  | 40   |     |                  | 40   | μΑ   |  |
| ЧΗ              | High-level input current<br>at enable input            |  |            |                  | 120  |     |                  | 120  | μA   |  |
| Iı∟             | Low-level input current<br>at any input except enable  |  |            |                  | -1.6 |     |                  | -1.6 | πА   |  |
| 1 <sub>IL</sub> | Low-level input current<br>at enable input             |  |            |                  | -4.8 |     |                  | -4.8 | mA   |  |
| los             | Short-circuit output current §                         | V <sub>CC</sub> = MAX  | -20        |                  | -65  | -18 |                  | -65  | mA   |  |
| lcc_            | Supply current   | V <sub>CC</sub> = MAX, See Note 2  |            | 65               | 99   |     | 65               | 105  | mA   |  |

<sup>†</sup>For conditions shown as MAX or MIN, use appropriate value specified under recommended operating conditions,

<sup>‡</sup>All typical values are at  $V_{CC} \approx 5 V$ ,  $T_A \approx 25^{\circ}C$ .

 $\S$ Not more than one output should be shorted at a time,

NOTE 2:  $I_{CC}$  is measured with all inputs grounded and all outputs open,



# SN54190, SN54191, SN74190, SN74191 Synchronous UP/Down Counters with Down/UP mode control

switching characteristics,  $V_{CC}$  = 5 V,  $T_A$  = 25°C

|                        | FROM            | то                                       |   |                           | 190, '1 | 91  |      |  |
|------------------------|-----------------|--|---|---------------------------|---------|-----|------|--|
| PARAMETER <sup>†</sup> | (INPUT)         | (OUTPUT)                                 | TEST CONDITIONS                                 | MIN                       | түр     | MAX | UNIT |  |
| fmax                   |                 |  | '<br>'  | 20                        | 25      |     | MHz  |  |
| TPLH                   |                 | $Q_A, Q_B, Q_C, Q_D$                     |   | [                         | 22      | 33  | ns   |  |
| tPHL                   |                 |  |   |                           | 33      | 50  |      |  |
| TPLH                   | Data A, B, C, D | $\Omega_A, \Omega_B, \Omega_C, \Omega_D$ |   |                           | 14      | 22  | ns   |  |
| <sup>t</sup> PHL       |                 |  |   |                           | 35      | 50  | 113  |  |
| tPLH                   | CLK             |  | C <sub>L</sub> ≈ 15 pF, R <sub>L</sub> = 400 Ω, | pE R <sub>1</sub> = 400 Ω | 13      | 20  | ns   |  |
| <sup>t</sup> PHL       |                 | RCO                                      | See Figures 1 and 3 thru 7                      |                           | 16      | 24  |      |  |
| <sup>t</sup> PLH       | CLK             | QA, QB, QC, QD                           | out rights raile o the s                        |                           | 16      | 24  | ns   |  |
| tphl                   |                 | GA, GB, GC, GD                           |   |                           | 24      | 36  | ]    |  |
| <sup>L</sup> ΡLΗ       | CLK             | Max/Min                                  |   |                           | 28      | 42  |      |  |
| <sup>t</sup> PHL       |                 | imax/min                                 |   |                           | 37      | 52  | ns   |  |
| <sup>t</sup> PLH       | Ū/Q             | RCO                                      |   |                           | 30      | 45  | ns   |  |
| tρης                   | 570             | RCO                                      |   | [                         | 30      | 45  |      |  |
| <sup>t</sup> PLH       | D.Ü             | Max/Min                                  |   | {                         | 21      | 33  | ns   |  |
| τρης                   | U/U             | Widk/wint                                |   |                           | 22      | 33  | ] "" |  |

 $\label{eq:transform} \begin{array}{l} ^{\dagger} f_{max} \; \cong \; maximum \; clock \; frequency \\ tp_{LH} \; \cong \; propagation \; delay \; time, \; low-to-high-level \; output \\ tp_{HL} \; \equiv \; propagation \; delay \; time, \; high-to-low-level \; output \end{array}$ 

#### schematics of inputs and outputs





## SN54LS190, SN54LS191, SN74LS190, SN74LS191 SYNCHRONOUS UP/DOWN COUNTERS WITH DOWN/UP MODE CONTROL

#### recommended operating conditions

|                       |                                       | _    | SN54LS190<br>SN54LS191 |       |      | SN74LS190<br>SN74LS191 |       |           |  |
|-----------------------|---------------------------------------|------|------------------------|-------|------|------------------------|-------|-----------|--|
|                       |                                       | MIN  | NOM                    | MAX   | MIN  | NOM                    | MAX   | ]         |  |
| Vcc                   | Supply voltage                        | 4.5  | 5                      | 5.5   | 4.75 | 5                      | 5.25  | V         |  |
| <sup>1</sup> он       | High-level output current             |      |                        | - 0.4 |      |                        | - 0.4 | mΑ        |  |
| IOL                   | Low-level output current              |      | 4                      |       |      |                        | 8     | Am        |  |
| fclock                | Clock frequency                       | 0    |                        | 20    | 0    |                        | 20    | MHz       |  |
| <sup>t</sup> w(clock) | Width of clock input pulse            | 25   |                        |       | 25   |                        |       | ns        |  |
| tw(load)              | Width of load input pulse             | 35   |                        |       | 35   |                        | ÷     | ns        |  |
| t <sub>su</sub>       | Data setup time (See Figures 1 and 2) | 20   | -                      |       | 20   |                        |       | ns        |  |
| t <sub>su</sub>       | Load inactive state setup time        | 30   |                        |       | 30   |                        |       | <u>ns</u> |  |
| th                    | Data hold time                        | 5    |                        |       | 5    |                        |       | ns        |  |
| th                    | Enable hold time                      | 0    |                        |       | 0    |                        |       | ns        |  |
| <sup>t</sup> enable   | Count enable time (see Note 3)        | 40   | _                      |       | 40   |                        |       | DS        |  |
| TA                    | Operating free-air temperature        | - 55 |                        | 125   | 0    |                        | 70    | °C        |  |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

|          | PARAMETER TEST CONDITIONS <sup>†</sup> |         |  | \$N54L\$190<br>\$N54L\$191                          |  |     | SN74LS190<br>SN74LS191 |      |     | UNIT         |      |    |
|----------|--|---------|--|---|--|-----|------------------------|------|-----|--------------|------|----|
|          |  |         |  |   |  | MIN | TYP‡                   | MAX  | MIN | TYP‡         | MAX  |    |
| VIH      | High-level input voltag                | je      |  |   |  | 2   |                        |      | 2   |              |      | V  |
| VIL      | Low-level input voltag                 | le      |  |   |  |     | -                      | 0.7  |     |              | 0.8  | V  |
| VIK      | Input clamp voltage                    |         | V <sub>CC</sub> = MIN,   | 1 <sub>1</sub> =18 mA                               |  |     |                        | -1.5 |     |              | -1.5 | V  |
| ۷он      | High-level output volta                | age     | V <sub>CC</sub> = MIN,<br>V <sub>1L</sub> = V <sub>1L</sub> max, | V <sub>IH</sub> = 2 V,<br>, <sup>1</sup> OH =400 μA | <b>.</b>   | 2.5 | 3.4                    |      | 2.7 | 3.4          |      | v  |
| VOL      | Low-level output volta                 | age     | V <sub>CC</sub> = MIN,<br>V <sub>1L</sub> = V <sub>1L</sub> max  | V <sub>IH</sub> = 2 V,                              | I <sub>OL</sub> = 4 mA<br>I <sub>OL</sub> = 8 mA |     | 0.25                   | 0.4  |     | 0.25<br>0.35 | 0.4  | v  |
|          | High-level input                       | Enable  | V <sub>CC</sub> = MAX, V <sub>I</sub> = 7 V                      |   |  |     | 0.3                    |      |     | 0.3          |      |    |
| 11       | input voltage Others                   | Others  |  |   |  |     |                        | 0.1  |     |              | 0.1  | mA |
|          | High-level                             | Enable  |  |   |  |     |                        | 60   | 1   |              | 60   |    |
| ηн       | input current                          | Others  | VCC = MAX,   | V  = 2.7 V  | 2.7 V  |     |                        | 20   |     |              | 20   | μΑ |
| <b>6</b> | Low-level                              | Enable  |  |   |  |     |                        | -1.2 |     |              | -1.2 |    |
| 1        | input current                          | Others  | VCC = MAX,   | V <sub>1</sub> = 0.4 V                              |  |     | _                      | -0.4 |     |              | -0.4 | mA |
| los      | Short-circuit output c                 | urrent§ | V <sub>CC</sub> = MAX,   |   |  | 20  |                        | -100 | -20 |              | -100 | mA |
| lcc      | Supply current                         |         | V <sub>CC</sub> = MAX,   | See Note 2  |  |     | 20                     | 35   |     | 20           | 35   | mA |

<sup>†</sup>For conditions shown as MAX or MIN, use appropriate value specified under recommended operating conditions for the applicable device type.

<sup>‡</sup>All typical values are at  $V_{CC} \approx 5 V$ ,  $T_A = 25^{\circ}C$ .

Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTES: 2,  $I_{CC}$  is measured with all inputs grounded and all outputs open,

 Minimum count enable time is the interval immediately preceeding the rising edge of the clock pulse during which interval the count enable input must be low to ensure counting.



# SN54LS190, SN54LS191, SN74LS190, SN74LS191 SYNCHRONOUS UP/DOWN COUNTERS WITH DOWN/UP MODE CONTROL

## switching characteristics, $V_{CC} = 5 V$ , $T_A = 25^{\circ}C$

|                        | FROM            | то  | TO LS190  |     |     | 5191            |           |
|------------------------|-----------------|---|---|-----|-----|-----------------|-----------|
| PARAMETER <sup>†</sup> | (INPUT)         | (OUTPUT)  | TEST CONDITIONS                                     | MIN | TYP | MAX             | UNI       |
| fmax                   |                 |   |   | 20  | 25  |                 | MH∠       |
| TPLH                   | Load            | 0A. 0B. QC. 0D  |   | (   | 22  | 33              | - ns      |
| <sup>t</sup> PHL       |                 |   | 1   | 1   | 33  | 50              |           |
| TPLH                   | Data A, B, C, D | $\Omega_A, \Omega_B, \Omega_C, \Omega_D$                          |   |     | 20  | 32              | ns        |
| †PHL                   |                 |   |   |     | 27  | 40              | j         |
| <sup>t</sup> PLH       | CLK             | RCO   | )<br>C <sub>1</sub> = 15 pF, H <sub>1</sub> = 2 kΩ, |     | 13  | 20              |           |
| <sup>t</sup> PHL       |                 | nuu   | See Figures 1 and 3 thru 7                          |     | 16  | 24              | † ns<br>l |
| <sup>t</sup> PLH       | CLK             | Q <sub>A</sub> , Q <sub>B</sub> , Q <sub>C</sub> , Q <sub>D</sub> |   |     | 16  | 24              | ns        |
| <sup>l</sup> PHL       |                 | α <u>μ</u> , α <u>β</u> , α <u></u> <u></u> , α <u></u> <u></u>   |   |     | 24  | 36              |           |
| tPLH                   | 01/             | Max/Min   |   |     | 28  | 42              | ns        |
| tPHL                   | CLK             |   |   | [   | 37  | <sup>°</sup> 52 | 1 113     |
| <sup>†</sup> PLH       |                 |   |   | 30  | 30  | 45              |           |
| <sup>(</sup> PHL       | - Ū/ū           | RCO   |   |     | 30  | 45              | ns        |
| <sup>t</sup> PLH       |                 | Max/Min   | 1   |     | 21  | 33              |           |
| <sup>t</sup> PHL       | Ū\Ū             | IVICIX/ WITT  |   |     | 22  | 33              | ns        |
| <sup>t</sup> PLH       | <u> </u>        |   |   |     | 21  | 33              | 1         |
| LDHP                   | CTEN            | RCO   |   |     | 22  | 33              | 1 715     |

tpHL = propagation delay time, high-to-low-level output

#### schematics of inputs and outputs







See waveform sequences in figures 4 through 7 for propagation times from a specific input to a specific output. For simplication, pulse rise times, reference levels, etc., have not been shown in figures 4 through 7.

FIGURE 3-GENERAL VOLTAGE WAVEFORMS FOR PROPAGATION TIMES

- NOTES: A.  $C_{L}$  includes probe and jig capacitance.
  - B. All diodes are 1N3064 or equivalent.
  - C. The input pulses are supplied by generators having the following characteristics:  $Z_{out} = 50 \Omega$ , duty cycle  $\leq$  50%, PRR  $\leq$  1 MHz.
  - D. Vref = 1.5 V for '190 and '191; 1.3 V for 'L\$190 and 'L\$191.





FIGURE 5-ENABLE TO RIPPLE CLOCK, CLOCK TO RIPPLE CLOCK, DOWN/UP TO RIPPLE CLOCK, AND DOWN/UP TO MAX/MIN



| PARAMETER MEASUREMENT INFORMATION (continued)  |
|--|
| switching characteristics (continued)  |
|  |
|  |
| Ū/u  |
| COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>COUNT<br>CO |
| <ul> <li>NOTES: G. To test Q<sub>A</sub>, Q<sub>B</sub>, and Q<sub>C</sub> outputs of '190 and 'L\$190: Data inputs A, B, and C are shown by the solid line. Data input D is shown by the dashed line.</li> <li>H. To test Q<sub>D</sub> output of '190 and 'L\$190: Data inputs A and D are shown by the solid line. Data inputs B and C are held at the low logic level.</li> <li>h. To test Q<sub>A</sub>, Q<sub>B</sub>, Q<sub>C</sub>, and Q<sub>D</sub> outputs of '191 and 'L\$191: All four data inputs are shown by the solid line.</li> </ul>  |
|  |
| DATA B, C, AND D<br>(SEE NOTE J)   |
| COUNT<br>  |
| NOTE J: Data inputs B and C are shown by the dashed line for the '190 and 'LS190 and the solid line for the '191 and 'LS191: Data input D is shown by the solid line for both devices.   |
| FIGURE 7-CLOCK TO MAX/MIN  |

TEXAS INSTRUMENTS POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated