SN54178, SN74178 4-BIT PARALLEL-ACCESS SHIFT REGISTERS

SDLS070

- Typical Maximum Clock Frequency . . . 39 MHz
- Three Operating Modes:
- Synchronous Parallel Load Right Shift Hold (Do Nothing)
- Negative-Edge-Triggered Clocking
- D-C Coupling Symplifies System Designs

description

These shift registers utilize fully d-c coupled storage elements and feature synchronous parallel inputs and parallel outputs.

Parallel loading is accomplished by taking the shift input low, applying the four bits of data, and taking the load input high. The data is loaded into the associated flip-flop synchronously and appears at the outputs after a high-to-low transition of the clock. During loading, serial data flow is inhibited.

Shift right is also accomplished on the falling edge of the clock pulse when the shift input is high regardless of the level of the load input. Serial data for this mode is entered at the serial data input.

When both the shift and load inputs are low, clocking of the register can continue; however, data appearing at each output is fed back to the flip-flop input creating a mode in which the data is held unchanged. Thus, the system clock may be left free-running without changing the contents of the register.

SN54178 J OR W PACKAGE (TOP VIEW)								
B SER QA CLK QB GND			V _{CC} C D SHIFT QD LOAD QC					

logic symbol[†]



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617.12.

INPUTS				OUTPUTS							
SHIFT LOAD	сгоск	SERIAL	PARALLEL				0.	0		ŭ0	
	LUAD	CLUCK	SERIAL	A	8	С	D	0 _A	OB	QC	40
х	х	н	X	X	Х	х	Х	Q _{A0}	0 ₈₀	000	OD0
L	L	Ļ	x	X	х	х	Х	QA0	Q _{BO}	QCO	0 _{D0}
L	н	Ļ	х	а	Ь	с	d	a	b	С	d
н	х	Ţ	н	х	х	х	Х	н	٥ _{Ап}	α _{Bn}	0 _{Cn}
н	х	Ļ	L	х	х	х	х	ι	0 _{An}	Δ _{Bn}	0 _{Cn}

FUNCTION TABLE

H = high level (steady state), L = low level (steady state)

X = irrelevant (any input, including transitions)

1 = transition from high to low level

a, b, c, d = the level of steady-state input at inputs A, B, C, or D, respectively.

 Ω_{AO} , Ω_{BO} , Ω_{CO} , Ω_{DO} = the level of Ω_A , Ω_B , Ω_C , or $\overline{\Omega}_D$, respectively, before the indicated steady-state input conditions were established. Ω_{An} , Ω_{Bn} , Ω_{Cn} = the level of Ω_A , Ω_B , or Ω_C , respectively, before the most-recent \downarrow transition of the clock.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



DECEMBER 1972 - REVISED MARCH 1988

SN54178, SN74178 4 BIT PARALLEL ACCESS SHIFT REGISTERS

SERIAL (3) [4] (4) [5] QA DATA A (2) [3] s α, ск LOAD (9) (10) R CLEAR ç (6) [7] Og DATA B (1) [2] s QB > ск R CLEAR Ŷ (8) [9] QC DATA C (13) [15] QÇ s ск R CLEAR ç DATA D (12) [14] (10) [11] QD ۵p \$ СК [12] [SN64179 ⊃NLY] SHIFT (11) [13] R \bar{o}_{D} CLEAR ç CLOCK (5) [6] CLEAR (1) (SN54179 ONLY)

logic diagram (positive logic)





TEXAS INSTRUMENTS POST OFFICE BOX 655012 + DALLAG. TEXAS 75265

SN54178, SN74178 4-BIT PARALLEL-ACCESS SHIFT REGISTERS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)		7 V
Input voltage		5. 5 V
Operating free-air temperature range:	SN54178	–55°C to 125°C
	SN74178	0°C to 70°C
Storage temperature range		-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

		SN54178			SN74178			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}		4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH				- 800	Γ		- 800	μA
Low-level output current, IOL				16			16	mA
Clock frequency, fclock		0		25	0		25	MHz
Width of clock or clear pulse, tw (see Figure 1)		20			20			ns
Setup time t _{su} (see Figure 1)	Shift (H or L) or load	35			35			
	Data	30		-	30			រាន
Hold time at any input, th		5			5			ns
Operating free-air temperature, TA		- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

			SN54178			SN74178			
	PARAMETER	TEST CONDITIONS [†]	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
ViH	High-level input voltage		2			2			V
VIL	Low-level input voltage		-		0.8			0.8	V
VIK	Input clamp voitage	V _{CC} – MIN, I _I – –12 mA			-1.5			-1.5	V
Voн	High-level output voltage	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OH} =800 μA	2.4	3.4		2.4	3.4		v
VOL	Low-level output voltage	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OL} = 16 mA		0.2	0.4		0.2	0.4	v
4	Input current at maximum input voltage	V _{CC} = MAX, V ₁ = 5.5 V			1			1	mΑ
Чн	High-level input current	VCC = MAX, VI = 2.4 V	T		40			40	μA
ηL	Low-level input current	V _{CC} = MAX, V _I = 0.4 V			1.6			-1.6	mA
los	Short-circuit output current \$	V _{CC} = MAX	-20		-57	-18		-67	mA
	Supply current	V _{CC} = MAX, See Note 2		46	70		46	75	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

‡All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

 § Not more than one output should be shorted at a time.

NOTE 2: 1_{CC} is measured as follows:

a) 4.5 V is applied to serial inputs, load, shift, and clear,

b) Parallel inputs A through D are grounded.

cl 4.5 V is momentarily applied to clock which is then grounded.



SN54178, SN74178 4-BIT PARALLEL-ACCESS SHIFT REGISTERS

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$ FROM то **PARAMETER[†]** TEST CONDITIONS MIN түр UNIT MAX (INPUT) (OUTPUT) 25 39 MHz fmax ōD 15 23 ^tPLH Clear $C_L = 15 \, pF$, R_L = 400 Ω, ns tPHL. QA, QB, QC, QD 24 36 See Figure 1 17 26 **tPLH** Clock Any output ns 23 35 ^tPHL

[†]fmax = Maximum clock frequency

tpHL = Propagation delay time, high-to-low-level output

tpLH = Propagation delay time, low-to-high-level output



VOLTAGE WAVEFORMS

- NOTES: A. Input pulses are supplied by generators having the following characteristics: $t_{TLH} \le 10 \text{ ns}$, $t_{THL} \le 10 \text{ ns}$, PRR $\le 1 \text{ MHz}$, $Z_{OUT} \approx 50 \Omega$.
 - B. Data input and Q output are any related pair. Serial and other data inputs are at GND. Serial data input is tested in conjunction with Q_A output in the shift mode.
 - C. CL includes probe and jig capacitance.
 - D. All diodes are 1N3064 or equivalent,

FIGURE 1-SWITCHING TIMES



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated