# SN54173, SN54LS173A, SN74173, SN74LS173A 4-BIT D-TYPE REGISTERS WITH 3-STATE OUTPUTS

OCTOBER 1976-REVISED MARCH 1988

- 3-State Outputs Interface Directly with System Bus
- Gated Output-Control Lines for Enabling or Disabling the Outputs
- Fully Independent Clock Virtually Eliminates Restrictions for Operating in One of of Two Modes:

Parallel Load Do Nothing (Hold)

For application as Bus Buffer Registers

ТҮРЕ	TYPICAL PROPAGATION DELAY TIME	MAXIMUM CLOCK FREQUENCY	TYPICAL POWER DISSIPATION
<b>′173</b>	23 ns	35 MHz	250 mW
'LS173A	18 ns	50 MHz	95 mW

#### description

The '173 and 'LS173A four-bit registers include D-type flip-flops featuring totem-pole three-state outputs capable of driving highly capacitive or relatively lowimpedance loads. The high-impedance third state and increased high-logic-level drive provide these flip-flops with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. Up to 128 of the SN74173 or SN74LS173A outputs may be connected to a common bus and still drive two Series 54/74 or 54LS/74LS TTL normalized loads, respectively. Similarly, up to 49 of the SN54173 or SN54LS173A outputs can be connected to a common bus and drive one additional Series 54/74 or 54LS/74LS TTL normalized load, respectively. To minimize the possibility that two outputs will attempt to take a common bus to opposite logic levels, the output control circuitry is designed so that the average output disable times are shorter than the average output enable times.

SN74173 SN74LS173A	173A J OR W PACKAGE 3 N PACKAGE D OR N PACKAGE FOP VIEW)
M [ N [ 10 [ 20 [ 30 [ 40 [ CLK [ GND [	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$



NC - No internal connection

FUNCTION TABLE

		INPUTS DATA ENABLE		DATA	Ουτρυτ
CLEAR	CLOCK	Ğ1	G2	D	٩
н	X	Х	x	x	L
L	L	X	Х	х	Q0
L	t t	н	х	х	Q <sub>0</sub>
L	1 1	х	н	х	Q0
L	1 1	L	L	L	L
L	t t	L	L	н	н
disabled	l to the h		h) is (are) h nce state; h ot affected.		-

Gated enable inputs are provided on these devices for controlling the entry of data into the flip-flops. When both data-enable inputs are low, data at the D inputs are loaded into their respective flip-flops on the next positive transition of the buffered clock input. Gate output control inputs are also provided. When both are low, the normal logic states (high or low levels) of the four outputs are available for driving the loads or bus lines. The outputs are disabled independently from the level of the clock by a high logic level at either output control input. The outputs then present a high impedance and neither load nor drive the bus line. Detailed operation is given in the function table.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



2

# SN54173, SN54LS173A, SN74173, SN74LS173A 4-BIT D-TYPE REGISTERS WITH 3-STATE OUTPUTS

logic symbols<sup>†</sup>



 $^\dagger$  These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, N, and W packages.

## logic diagram (positive logic)



Pin numbers shown are for D, J, N, and W packages.



# SN54173, SN54LS173A, SN74173, SN74LS173A 4-BIT D-TYPE REGISTERS WITH 3-STATE OUTPUTS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1) .		
		5.5 V
′LS173A		····· 7 V
Off-state output voltage		5.5 V
Operating free-air temperature range:	SN54173, SN54LS173A	
	SN74173, SN74LS173A	
Storage temperature range		

NOTE 1: Voltage values are with respect to network ground terminals.

### schematics of inputs and outputs

an series suge





TTL Devices



# SN54173, SN74173 **4-BIT D-TYPE REGISTERS WITH 3-STATE OUTPUTS**

## recommended operating conditions

		5	SN5417	3	SN74173			
			NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>		4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH				2			-5.2	mA
Low-level output current, IOL				16			16	mA
Input clock frequency, fclock	· · · · · · · · · · · · · · · · · · ·	0		25	0		25	MHz
Width of clock or clear pulse, tw		20			20			ns
	Data enable	17			17			
Setup time, t <sub>su</sub>	Data	10			10			ns
	Clear inactive state	10			10			]
	Data enable	2			2			
Hold time, t <sub>h</sub>	Data	10			10			ns
Operating free-air temperature, TA		-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS <sup>†</sup>	MIN	TYP‡ MAX	UNIT
√ін	High-level input voltage		2		V
VIL	Low-level input voltage			0.8	V
Vik	Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>1</sub> = -12 m	A	-1.5	V
Vон	High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V V <sub>IL</sub> = 0.8 V, I <sub>OH</sub> = MA	1 2.4		v
VOL	Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V V <sub>IL</sub> = 0.8 V, I <sub>OL</sub> = 16 r		0.4	v
O(off)	Off-state (high-impedance state) output current	$V_{CC} = MAX, V_{O} = 2.4 V$ $V_{1H} = 2 V V_{O} = 0.4 V$		40 -40	μA
11	Input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>1</sub> = 5.5 V		1	mA
Чн	High-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.4 V		40	μA
46	Low-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V		-1.6	mA
los	Short-circuit output current §	V <sub>CC</sub> = MAX	-30	-70	mA
Icc	Supply current	V <sub>CC</sub> = MAX, See Note 2		50 72	mA

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup>All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25^{\circ}C$ .

 $\S{}$  Not more than one output should be shorted at a time.

NOTE 2: ICC is measured with all outputs open; clear grounded following momentary connection to 4.5 V; N, G1, G2, and all data inputs grounded; and the clock input and M at 4.5 V.

## switching characteristics, VCC = 5 V, TA = 25°C, RL = 400 $\Omega$

	PARAMETER	TEST CONDITIONS	MIN	түр	MAX	UNIT
fmax	Maximum clock frequency		25	35		MHz
TPHL	Propagation delay time, high-to-low-level output from clear input			18	27	ns
<sup>t</sup> PLH	Propagation delay time, low-to-high-level output from clock input	С <sub>L</sub> = 50 pF,		28	43	ns
<sup>t</sup> PHL	Propagation delay time, high-to-low-level output from clock input	See Note 3		19	31	115
<sup>t</sup> PZH	Output enable time to high level		7	16	30	
tPZL	Output enable time to low level		7	21	30	ns
tPHZ	Output disable time from high level	C <sub>L</sub> = 5 pF,	3	5	14	
<sup>t</sup> PLZ	Output disable time from low level	See Note 3	3	11	20	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



# SN54LS173A, SN74LS173A 4-BIT D-TYPE REGISTERS WITH 3-STATE OUTPUTS

recommended operating conditions

		SN	154LS1	73A	SI	174LS1	73A	UNIT
		MIN 4.5	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V <sub>CC</sub>		4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH				1			-2.6	mA
Low-level output current, IOL				12			24	mA
Input clock frequency, fclock		0		30	0		30	MHz
Width of clock or clear pulse, tw		25			25			ns
	Data enable	35			35			
Setup time, t <sub>su</sub>	Data	17			17			ns
	Clear inactive state	10		-	10			
	Data enable	0			0			
Hold time, t <sub>h</sub>	Data	3			3			ns
Operating free-air temperature, TA		-55		125	0		70	°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		TEST CONDITIONS <sup>†</sup>		SN54LS173A			SN	74LS17	'3A	
	PARAMETER	TEST CON		MIN	TYP‡	MAX	MIN	TYP‡	MAX	
⊻ін	High-level input voltage			2			2			V
VIL	Low-level input voltage					0.7			0.8	V
VIK	Input clamp voltage	V <sub>CC</sub> = MIN,	l <sub>l</sub> = –18 mA			-1.5			-1.5	V
Maria	High lovel output voltage	V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V,	2.4			2.4	3,1		
∨он	High-level output voltage	VIL = V <sub>IL</sub> max	I <sub>OH</sub> = MAX	2,4	3.4		2.4	3,1		ľ
		V <sub>CC</sub> = MIN,	1 <sub>OL</sub> = 12 mA		0.25	0.4		0.25	0.4	
VOL	Low-level output voltage	V <sub>IL</sub> = 0.8 V	I <sub>OL</sub> = 24 mA					0.35	0.5	1 ້
1	Off state (high importance state) output ourrest	V <sub>CC</sub> = MAX,	V <sub>0</sub> = 2.7 V			20			20	
lO(off)	Off-state (high-impedance state) output current	V <sub>IH</sub> = 2 V	V <sub>O</sub> = 0.4 V			-20			-20	μA
Ц	Input current at maximum input voltage	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 7 V			0.1			0.1	mA
Чн	High-level input current	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 2.7 V			20			20	μA
46	Low-level input current	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 0.4 V			-0.4	1		-0.4	mA
los	Short-circuit output current §	V <sub>CC</sub> = MAX		-30		-130	-30		-130	mA
	Supply current	V <sub>CC</sub> = MAX,	See Note 2	1	19	30		19	24	mA

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup>All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C. §Not more than one output should be shorted at a time.

NOTE 2: I<sub>CC</sub> is measured with all outputs open; clear grounded following momentary connection to 4.5 V; N, G1, G2, and all data inputs

grounded; and the clock input and M at 4.5 V.

# switching characteristics, VCC = 5 V, TA = 25°C, RL = 667 $\Omega$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
fmax	Maximum clock frequency		30	50		MHz
TPHL	Propagation delay time, high-to-low-level output from clear input			26	35	ns
<sup>t</sup> PLH	Propagation delay time, low-to-high-level output from clock input	CL≈45pF,		17	25	
<sup>t</sup> PHL	Propagation delay time, high-to-low-level output from clock input	See Note 3		22	30	ns
tPZH	Output enable time to high level			15	23	
tPZL	Output enable time to low level			18	27	ns
<sup>t</sup> PHZ	Output disable time from high level	C <sub>L</sub> = 5 pF,		11	20	
<sup>t</sup> PLZ	Output disable time from low level	See Note 3		11	17	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



# TYPES SN54LS173A, SN74LS173A **4-BIT D-TYPE REGISTERS WITH 3-STATE OUTPUTS**

# ORDERING INSTRUCTIONS AND MECHANICAL DATA

The SN54LS173A and SN74LS173A circuits are available in the ceramic dual-in-line package (outline J), in the plastic dual-in-line package (outline N), and in the ceramic flat package (outline W). Orders for these circuits should include the package outline letter (J, N, or W) at the end of the circuit type number. Also, complete the type number with the appropriate suffix number: -00 for tin-plated (bright-dipped) leads on the J and W packages and silver-plated leads on the N package, or -10 for solder-dipped leads (at additional cost) on all packages.



## Examples: SN54LS173AJ-10, SN74LS173AN-00

NOTES: a. All linear dimensions are in inches and parenthetically in millimeters. Inch dimensions govern.

b. Each lead is located within 0.010 (0,26) of its true longitudinal position on the J and N packages, or within 0.005 (0,13) radius of true position (T.P.) at maximum material condition on the W package.

c. This dimension does not apply for solder-dipped leads.

d. When solder-dipped leads are specified, dipped area extends from lead tip to at least 0.020 (0,50) above the seating plane on the J and N packages, or to within 0.050 (1,27) of the package body on the W package.

- e. Index point is provided for terminal identification only.
- f. This dimension determines a zone within which all body and lead irregularities lie.

PRINTED IN U.S.A. 678

TEXAS INSTRUMENTS POST OFFICE BOX 5012 . DALLAS, TEXAS 75222

TEXAS INSTRUMENTS RESERVES THE RIGHT TO MAKE CHANGES AT ANY TIME IN ORDER TO IMPROVE DESIGN AND TO SUPPLY THE BEST PRODUCT POSSIBLE.

#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated