SN54170, SN54LS170, SN74170, SN74LS170 **4-BY-4 REGISTER FILES WITH OPEN-COLLECTOR OUTPUTS**

SDLS065

- Separate Read/Write Addressing Permits Simultaneous Reading and Writing
- Fast Access Times . . . Typically 20 ns
- Organized as 4 Words of 4 Bits •
- Expandable to 1024 Words of n-Bits
- For Use as: Scratch-Pad Memory Buffer Storage between Processors Bit Storage in Fast Multiplication Designs
- **Open-Collector Outputs with Low** Maximum Off-State Current: **170...30** μA 'LS170 . . . 20 μA
- SN54LS670 and SN74LS670 Are Similar But Have 3-State Outputs

description

The '170 and 'LS170 MSI 16-bit TTL register files incorporate the equivalent of 98 gates. The register file is organized as 4 words of 4 bits each and separate on-chip decoding is provided for addressing the four word locations to either write-in or retrieve data, This permits simultaneous writing into one location and reading from another word location.



Four data inputs are available which are used to supply the 4-bit word to be stored. Location of the word is determined by the write-address inputs A and B in conjunction with a write-enable signal. Data applied at the inputs should be in its true form. That is, if a high level signal is desired from the output, a high level is applied at the data input for that particular bit location. The latch inputs are arranged so that new data will be accepted only it both internal address gate inputs are high. When this condition exists, data at the D input is transferred to the latch output. When the write enable input, \overline{G}_W , is high, the data inputs are inhibited and their levels can cause no change in the information stored in the internal latches. When the read-enable input, \overline{G}_{R} , is high, the data outputs are inhibited and remain high.

The individual address lines permit direct acquisition of data stored in any four of the latches. Four individual decoding gates are used to complete the address for reading a word. When the read address is made in conjunction with the read-enable signal, the word appears at the four outputs.

This arrangement-data-entry addressing separate from data-read addressing and individual sense line-eliminates recovery times, permits simultaneous reading and writing, and is limited in speed only by the write time (30 nanoseconds typical) and the read time (25 nanoseconds typical). The register file has a nondestructive readout in that data is not lost when addressed.

All '170 inputs and all inputs except the read enable and write enable of the 'LS170 are buffered to lower the drive requirements to one Series 54/74 or Series 54LS/74LS standard load, respectively. Input-clamping diodes minimize switching transients to simplify system design. High-speed, double-ended AND-OR-INVERT gates are employed for the read-address function and drive high-sink-current, open-collector outputs. Up to 256 of these outputs may be wire-AND connected for increasing the capacity up to 1024 words. Any number of these registers may be paralleled to provide n-bit word length.

The SN54170 and SN54LS170 se characterized for operation over the full military temperature range of -55°C to 125°C; the SN74170 and SN74LS170 are characterized for operation from 0°C to 70°C.

PRODUCTION DATA documents contain informat current as af publication data. Products Conter-specifications per the terms of Texas Insteam. standard warranty. Preduction processing an necessarily include testing of all parameters.



MARCH 1974 - REVISED MARCH 1988





SN54170, SN74170 4-BY-4 REGISTER FILES WITH OPEN-COLLECTOR OUTPUTS



Pin numbers shown are for D, J, N, and W packages.

logic diagram (positive logic)

SN54170, SN54LS170, SN74170, SN74LS170 4-BY-4 REGISTER FILES WITH OPEN-COLLECTOR OUTPUTS

WRITE	FUNCTION	TABLE	(SEE NOTES /	A, B, AND C)

WR	ITE INPU	JTS	WORD							
WB	W _A G _W		0	1	2	3				
L	L	L	<u>a-</u> D	Q ₀	00	Q 0				
L,	н	L	a0	Q ≃ D	Q0	۵ ₀				
н	L	L	<u>a</u> 0	Q ₀	Q = D	ao				
н	н	L	0 ₀	Q0	ao	Q = D				
х	x	н	a0	QO	Q	ao				

READ FUNCTION TABLE (SEE NOTES A AND D)

RE	AD INPU	ITS	OUTPUTS						
Re	RA GR		<u>a1</u>	02	03	04			
L	L	L	W081	WOB2	W0B3	W084			
L	н	L	W1B1	W1B2	W183	W184			
н	L	L	W2B1	W2B2	W2B3	W284			
H	н	L	W3B1	W382	W383	W3B4			
х	×	H	н	н	н	н			

NOTES: A. H = high level, L = low level, X = irrelevant.

B. (Q = D) = The four selected internal flip flop outputs will assume the states applied to the four external data inputs.

C. Ω_0 = the level of Ω before the indicated input conditions were established.

D. WOR1 = The first hit of word 0, etc.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1) 7 V
Input voltage: '170
· · · · · · · · · · · · · · · · · · ·
Off-state output voltage: 1170
'LS170
Operating free-air temperature range: SN54170, SN54LS170 (see Note 2)
SN74170, SN74LS170
Storage temperature range -65° C to 150° C

NOTES: 1. Voltage values are with respect to network ground terminal.

 An SN54170 in the W package operating at free-air temperatures above 105°C requires a heat sink that provides a thermal resistance from case to free-air, R_{@CA}, of not more than 38°C/W

.

logic symbols[†]

$ \begin{array}{c} W_{A} & (14) \\ W_{B} & (13) \\ R_{A} & (5) \\ R_{B} & (4) \\ \overline{G}_{W} & (11) \\ \overline{G}_{R} \end{array} $	$ \begin{array}{c} \text{RAM 4x4} \\ 0 \\ 1 \end{array} \begin{array}{c} 1 \text{A} \frac{0}{3} \\ 2 \text{A} \frac{0}{3} \\ 1 \end{array} \begin{array}{c} 2 \text{A} \frac{0}{3} \\ \text{C4 [WRITE]} \\ \text{EN (READ)} \end{array} $	
$\begin{array}{c} D1 & \underline{(15)} \\ D2 & \underline{(1)} \\ D3 & \underline{(2)} \\ D4 & \underline{(3)} \end{array}$	1A,4D 2A 🖉	(10) (9) 02 (7) (6) 04

¹ This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, N, and W packages,



recommended operating conditions

<u> </u>		[!	SN5417	0		0	UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, VCC		4.5	5	5.5	4.75	5	5.25	V
High-level output voltage, VOH		-		5.5			5.5	V
Low-level output current, IOL				16	T		16	mA
Width of write-enable or read-enable pulse, tw					25			ns
Setup times, high- or low-level data	Data input with respect to write enable, t _{su} (D)	10			10			ns
(see Figure 2)	Write select with respect to write enable, t _{su} (W)	15			15	_		ns
Hold times, high- or low-level data	Data input with respect to write enable, th(D)	15			15			ns
(see Note 3 and Figure 2)	Write select with respect to write enable, th(W)	5			5			ns
Latch time for new data, tlatch (see Note 4)					25			ns
Operating free-air temperature range, TA (see Note 2)				125	0		70	°C

NOTES: 2. An SN54170 in the W package operating at free-air temperatures above 105°C requires a heat sink that provides a thermal resistance from case to free-air, R_{BCA}, of not more than 38°C/W,

3. Write select setup time will protect the data written into the previous address. If protection of data in the previous address is not required, $t_{su}(W)$ can be ignored as any address selection sustained for the final 30 ns of the write enable pulse and during $t_{h}(W)$ will result in data being written into that location. Depending on the duration of the input conditions, one or a number of previous addresses may have been written into.

4. Latch time is the time allowed for the internal output of the latch to assume the state of new data. See Figure 2. This is important only when attempting to read from a location immediately after that location has received new data.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS [†]	MIN	түр‡	MAX	UNIT
⊻н	High-level input voltage		2			V
VIL.	Low-level input voltage		+		0.8	V
Vik	Input clamp voltage	$V_{CC} = MIN, l_1 = -12 \text{ mA}$			-1.5	V
юн	High-level output current	V _{CC} = MIN, V _{OH} ≈ 5.5 V, V _{IH} = 2 V, V _{IL} ≈ 0.8 V	1		30	μΑ
VOL	Low-level output voltage	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OL} = 16 mA		0.2	0.4	V
1	Input current at maximum input voltage	V _{CC} = MAX, V _I = 5.5 V			1	mA
ΗН	High-level input current	V _{CC} = MAX, V ₁ = 2.4 V			40	μA
4	Low-level input current	V _{CC} = MAX, V _I = 0.4 V			-1.6	mA
100	Supply current	V _{CC} = MAX, SN54170	1 -	1279	140	
100	Supply current	See Note 5 SN 74170		1279	150	m A

¹ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡]All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

 \S Typical supply current shown is an average for 50% duty cycle.

NOTE 5: Maximum I_{CC} is guaranteed for the following worst-case conditions: 4.5 V is applied to all data inputs and both enable inputs, all address inputs are grounded, and all outputs are open.



SN54170, SN74170 4-BY-4 REGISTER FILES WITH OPEN-COLLECTOR OUTPUTS

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	мах	UNIT
^t PLH	Read enable				10	15	
^t PHL	Tread chapte	Any Q	С <u>г</u> = 15 рF,		20	30	ns
ւթՐԻ	Read Select	Any Q	RL = 400 Ω, See Figures 1 and 2		23	35	
tpHL	11680 301661	Any G			30	40	ns
tPLH	Write enable	4.0	C = 15 = F		25	40	
^t PHL	White endure	Any Q	C _L = 15 pF,		34	45	ns
tPLH	Data	Any Q	RL = 400 Ω, See Figures 1 and 3		20	30	
^t PHL			See Pigures 1 and 3		30	45	ns

[†]tPLH = propagation delay time, low-to-high-level output

tpHL = propagation delay time, high-to-low-level output

schematics of inputs and outputs







recommended operating conditions

		SI SI	N54LS1	70	SN74LS170			
		MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V _{CC}	<u>, </u>	4.5	5	5.5	4.75	5	5.25	V
High-level output voltage, VOH				5.5			5.5	V
Low-level output current, IOL		1		4			8	mA
Width of write-enable or read-enable pulse, tw				_	25			ns
Setup times, high- or low-level data	Data input with respect to write enable, t _{su} (D)	10			10			пs
(see Figure 2)	Write select with respect to write enable, t _{su(W)}	15			15			ns
Hold times, high- or low-level data	Data input with respect to write enable, th(D)	15			15			ns
(see Note 3 and Figure 2)	Write select with respect to write enable, th(W)	5			5			ns
Latch time for new data, tlatch (see Note 4)					25			ns
Operating free-air temperature range, TA		-55		125	0		70	°C

NOTES: 3, Write-select setup time will protect the data written into the previous address. If protection of data in the previous address is not required, $t_{su(W)}$ can be ignored as any address selection sustained for the final 30 ns of the write-enable pulse and during $t_{h(W)}$ will result in data being written into that location. Depending on the duration of the input conditions, one or a number of previous addresses may have been written into.

4. Latch time is the time allowed for the internal output of the latch to assume the state of new data. See Figure 2. This is important only when attempting to read from a location immediately after that location has received new data,

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CON	DITIONCT	SI	154LS1	70	SI	N74LS1	70		
	PARAMETER		TEST CONDITIONS [†]		MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
ЧΗ	High-level input voltage	· · · · ·			2			2			V
VIL	Low-level input voltage			<u>.</u>			0.7		-	0.8	V
Vik	Input clamp voltage		V _{CC} = MIN,	I _I = -18 mA			-1.5			-1.5	V
ЮН	High-level output current		V _{CC} = MIN, V _{IL} = V _{IL} max,	0.1			100			100	ДЦ
VOI Low-level output voltage			V _{CC} = MIN, VIH = 2 V,	IOL = 4 mA		0.25	0.4		0.25	0.4	
• UL	Constant of that younge			1 ₀₁ = 8 mA					0.35	0.5	Ĺ
4	Input current at	Any D, R, or W	V _{CC} - MAX,				0.1			0.1	mA
'1	maximum input voltage	GROIGW		V _† = 7 V			0.2		•	0.2	
		Any D, R, or W	V MAN				20	 		20	
чн	High-level input current	GR or GW	V _{CC} = MAX.	VI = 2.7 V			40			40	μA
h		Any D, R, or W	- 1	V - 04V			0.4		· · · · ·	-0.4	
հե	Low-level input current	GR or GW	V _{CC} = MAX,	V1 = 0.4 V			-0.8			-0.8	mA
1cc	Supply current		V _{CC} = MAX,	See Note 5		25	40	<u> </u>	25	40	mΑ

¹For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

#All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$. NOTE 5: I_{CC} is measured under the following wurst-case conditions: 4.5 V is applied to all data inputs and both enable inputs, all address inputs are ground, and all outputs are open.



÷.

recommended operating conditions

		SM	V54LS1	70	SN74LS170			1
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}		4.5	5	5.5	4.75	5	5.25	V
High-level output voltage, VOH	· · · · · · · · · · · · · · · · · · ·	1	-	5.5			5.5	V
Low-level output current, IOL				- 4			8	mΑ
Vidth of write enable or read-enable pulse, tw					25	·		ns
Setup times, high- or low-level data	Data input with respect to write enable, t _{su(D)}	10			10			ns
(see Figure 2)	Write select with respect to write enable, t _{su(W)}	15			15	I		ns
Hold times, high- or low-level data	Data input with respect to write enable, th(D)	15			15	· · · · ·		ns
(see Note 3 and Figure 2)	Write select with respect to write enable, th(W)	5			5			ns
Latch time for new data, tlatch (see Note 4)		25			25		_	ns
Operating free-air temperature range, TA		~55		125	0		70	°c

NOTES: 3. Write-select setup time will protect the data written into the previous address. If protection of data in the previous address is not required, τ_{su(W)} can be ignored as any address selection sustained for the final 30 ns of the write-enable pulse and during t_{h(W)} will result in data being written into that location. Depending on the duration of the input conditions, one or a number of previous addresses may have been written into.

4. Latch time is the time allowed for the internal output of the latch to assume the state of new data. See Figure 2, This is important only when attempting to read from a location immediately after that location has received new data.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TECTOON	DITIONET	SI	154LS1	70	SN74LS170				
	FARAMETER	TEST CON	TEST CONDITIONS [†]		TYP‡	MAX	MIN	TYPI	MAX	UNIT	
VIH	High-level input voltage	put voltage			2			2			V
VIL	Low-level input voltage						0.7			0.8	V
Vik	Input clamp voltage		V _{CC} = MIN,	II 18 mA			-1.5			-1.5	V
юн	High-level output current		V _{CC} = MIN, V _{IL} = V _{IL} max,	917			100			100	μА
VOL Low-fevel output voltage			$V_{CC} = MIN,$ $V_{IH} = 2 V,$	1 _{OL} = 4 mA		0.25	0.4		0.25	0.4	
			Vit = Vit max	IOL = 8 mA					0.35	0.5	
í,	Input current at	Any D, R, or W	V _{CC} ≈ MAX,	V1 = 7 V			0,1	[0.1	mA
"	maximum input voltage	GR or GW		v -7v			0,2			0.2	
	High-level input current -	Any D, R, or W		V1 = 2.7 V			20			20	
чн		GR or GW	V _{CC} = MAX,	vi - 2.7 v			40		40	μA	
1		Any D, R, or W					-0.4	[-0.4	
ΠĽ	Low-level input current	GR or GW	V _{CC} ≈ MAX,	V _I = 0.4 V	_		-0,8			0.8	mA
1CC	Supply current		V _{CC} ≈ MAX,	See Note 5		25	40	<u> </u>	25	40	mA

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 \pm All typical values are at V_{CC} = 5 V, T_A = 25 °C.

NOTE 5: ICC is measured under the following worst-case conditions: 4.5 V is applied to all data inputs and both enable inputs, all address inputs are ground, and all outputs are open.



1 .

SN54LS170, SN74LS170 4-BY-4 REGISTER FILES WITH OPEN-COLLECTOR OUTPUTS

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$

PARAMETER	FROM (INPUT)	TO {OUTPUT}	TEST CONDITIONS	MIN TYP	мах	
 ^Ն ԲԼℍ	Read enable	Απγ Ο	$C_L = 15 \text{ pF},$ $R_L = 2 \text{ k}\Omega,$ See Figures 1 and 2	20	30	ns
1PHL				20	30	
ΨLH	Read select	Any Q		25	40	ns
tphi.				24	40	
tPLH	Write enable	Any Q	CL = 15 pF, RL = 2 kΩ, See Figures 1 and 3	30	45	ns
1PHL				26	40	
^t PLH	Data	Απγ Ο		30	45	115
1PHL				22	36	

 $^{\dagger}\tau_{PLH}$ = propagation delay time, low-to-high-level output

tpHL = propagation delay time, high-to-low-level output

schematics of inputs and outputs







SN54170, SN54LS170, SN74170, SN74LS170 **4-BY-4 REGISTER FILES WITH OPEN-COLLECTOR OUTPUTS**



VOLTAGE WAVEFORMS

FIGURE 2

- NOTES: A. High-level input pulses at the select and data inputs are illustrated in Figure 2; however, times associated with low-level pulses are measured from the same reference points.
 - B. When measuring delay times from a read-select input, the read-enable input is low. When measuring delay times from the read-enable input, both read-select inputs have been established at steady states.
 - C. In Figure 3, each select address is tested. Prior to the start of each of the abova tests, both write and read address inputs are stablized with $W_A = R_A$ and $W_B = R_B$. During the test G_R is low.
 - D. Input waveforms are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_{OUT} \approx 50 Ω , duty cycle \leq 60%, $t_f \le 10$ ns and $t_f \le 10$ ns for '170, and $t_f \le 15$ ns and $t_f \le 6$ ns for 'LS170. E. For '170, $V_{fef} = 1.5$ V; for 'LS170, $V_{ref} = 1.3$ V.



SN54170, SN54LS170, SN74170, SN74LS170 A-BY-4 REGISTER FILES WITH OPEN-COLLECTOR OUTPUTS



VOLTAGE WAVEFORM 2

FIGURE 3

- NOTES: A. High-level input pulses at the select and data inputs are illustrated in Figure 2, however, times associated with low-level pulses are measured from the same reference points.
 - 9. When measuring delay times from a read-select input, the read-enable input is low. When measuring delay times from the read-enable input, both read-select inputs have been established at steady states.
 - C. In Figure 3, each select address is tested. Prior to the start of each of the above tests, both write and read address inputs are stabilized with $W_A = R_A$ and $W_B = R_B$. During the test G_B is low.
 - D. Input waveforms are supplied by generators having the following characteristics: PRR \leq 1 MH2, Z_{DUT} \approx 50 Ω , duty cycle \leq 50%, $\tau_r \leq$ 10 ns and $\tau_f \leq$ 10 ns for '170, and $\tau_r \leq$ 15 ns and $\tau_f \leq$ 6 ns for '15170.
 - E. For '170, V_{ref} = 1.5 V; for 'LS170, V_{ref} = 1.3 V.



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated