#### SDLS064

- Perform Fixed-Rate or Variable-Rate Frequency Division
- For Applications in Arlthmetic, Radar, Digital-to-Analog (D/A), Analog-to-Digital (A/D), and other Conversion Operations
- Typical Maximum Clock
  Frequency . . . 32 MHz

#### description

These monolithic, fully synchronous, programmable counters utilize Series 54/74 TTL circuitry to achieve 32-megahertz typical maximum operating frequencies. These decade counters feature buffered clock, clear, enable and set-to-nine inputs to control the operation of the counter, and a strobe input to enable or inhibit the rate input/decoding AND-OR-INVERT gates. The outputs have additional gating for cascading and transferring unity-count rates.

The counter is enabled when the clear, strobe set-to-nine, and enable inputs are low. With the counter enabled, the output frequency is equal to the input frequency multiplied by the rate input M and divided by 10, le.:

$$f_{out} = \frac{M \cdot f_{in}}{10}$$

where:  $M = B3 \cdot 2^3 + B2 \cdot 2^2 + B1 \cdot 2^1 + B0 \cdot 2^0$ for decimal zero through nine.

When the rate input is binary 0 (all rate inputs low), Z remains high. In order to cascade devices to perform two-decade rate multiplication (0-99), the enable output is connected to the enable and

#### DECEMBER 1972 - REVISED MARCH 1988





logic symbol<sup>†</sup>



<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

strobe inputs of the next stage, the Z output of each stage is connected to the unity/cascade input of the other stage, and the sub-multiple frequency is taken from the Y output. For longer words, see typical application data, Figure 1.

The unity/cascade input, when connected to the clock input, may be utilized to pass the clock frequency (inverted) to the Y output when the rate input/decoding gates are inhibited by the strobe. The unity/cascade input may also be used as a control for the Y output.

All of the Inputs of these counters are diode-clamped, and each input, except the clock input, represents one normalized Series 54/74 load. The buffered clock input, used with the strobe gate, is only two Series 54/74 loads. Full fan-out to 10 Series 54/74 loads is available from each of the output. These devices are completely compatible with most TTL and DTL families. Typical dissipation is 270 milliwatts. The SN54167 is characterized for operation over the full military temperature range of -55 °C to 125 °C, and the SN74167 is characterized for operation from 0 °C to 70 °C.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.



STATE AND/OR RATE FUNCTION TABLE (See Note A)												
	INPUTS											
	[								LO			
				BCD I	9 A T I	=	NUMBER OF				1	
CLEAR	ENABLE	STROBE	B3	B2	B1	- 80	CLOCK PULSES	CASCADE			NOTES	
н	×	н	x	х	х	х	x	н	L	н	н	В
L	L	L	L	L	L	L	10	н	L	н	1	С
L	L	L	L	L	L	н	10	н	1	1	1	С
L	L	L L	L	L	н	L	10	н	2	2	1	C
L	L	L	L	L	н	н	10	н	3	3	1	с
L	L	L	L	н	L	L	10	н	4	4	1	с
L	L	L	L	н	L	н	10	н	5	5	1	с
L	L L	L	L	н	н	L	10	н	6	6	1	С
L	L L	L	L	н	н	н	10	н	7	7	1	С
L	L	L	н	L	L	L	10	) н	8	8	1	c
L.	L	L	н_	L	L	н	10	н	9	9	1	с
L	L	L	н	L	н	L	10	н	8	8	1	C, D
L	L.	L	н	L	н	н	10	н	9	9	1	C, D
L	L	Ļ	н	н	L	L	10	н	8	8	1	C, D
L	L	L	н	н	L	н	10	н	9	9	1	С, D
L	L	L	H	н	н	L	10	Н	8	8	1	C, D
Ĺ	L	L	н	H	H_	н	10	н	9	9	1	С, D
L	L	L	н	L	L	н	10	L	н	9	1	E

...

.

NOTES: A. H = high level, L = low level, X = irrelevant. All remaining entries are numeric counts.

B. This is a simplified illustration of the clear function. The states of clock and strobe can affect the logic level of Y and Z. A low unity/cascade will cause output Y to remain high.

C. Each rate illustrated assumes a constant value at rate inputs; however, these illustrations in no way prohibit variable-rate inputs. D. These input conditions exceed the range of the decimal rate inputs.

E. Unity/cascade can be used to inhibit output Y.

### schematics of inputs and outputs





TEXAS INSTRUMENTS



•

. .

logic diagram (positive logic)

SN54167, SN74167 SYNCHRONOUS DECADE RATE MULTIPLIERS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1)	 	 	7 V
Input voltage			
Operating free-air temperature range: SI SI			
Storage temperature range			

NOTE 1: Voltage values are with respect to network ground terminal.

#### recommended operating conditions

			SN54167			SN74167		
	_	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>		4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH				-400	-		-400	μA
Low-level output current, IOL				16	1		16	mA
Clock frequency, fclock		0		25	0		25	MHz
Width of clock pulse, tw(clock)		20			20	_		ns
Width of clear pulse, t <sub>w</sub> (clear)		15		· · ·	15			ns
Width of set-to-nine pulse tw(set-to-9)		15			15			ns
Enable setup time, t <sub>su</sub> :	(See Note 2)							
From positive-going transition of clock pulse		25			25			ns
From negative-going transition of previous clock pulse		0	t	w(clock)-10	0	t	w(clock)-10	ns
Enable hold time, th:	(See Note 2)	Î						
From positive-going transition of clock pulse		0	t	w(clock)-10	0	t	w(clock)-10	ns
From negative-going transition of previous clock pulse		20		t <sub>cp</sub> -10	20		t <sub>cp</sub> -10	ns
Operating free-air temperature, TA		55		125	0		70	°C

NOTE 2: tw(clock) is the interval in which the clock is high. t<sub>cp</sub> is the total clock cycle starting with a negative transition. See Figure 1 on SN5497, SN7497 data sheet.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST C	MIN	TYP‡	MAX	UNIT		
VIH	High-level input voltage			2			V	
VIL	Low-level input voltage		1				0.8	V
VI	Input clamp voltage		V <sub>CC</sub> = MIN,	lj = −12 mA			-1.5	
VoH	High-level output voltage		$V_{CC} = MIN,$ $V_{IL} = 0.8 V,$	V <sub>IH</sub> = 2 V, I <sub>OH</sub> = —400 дА	2.4	3.4		v
Vol	Low-level output voltage	v-level output voltage		VIH = 2 V, IOL = 16 mA		0.2	0.4	v
Ιį	Input current at maximum input voltage		V <sub>CC</sub> = MAX,	V <sub>I</sub> = 5.5 V			1	mA
ηн	High-level input current	clock input	V <sub>CC</sub> = MAX,	V1 = 2.4 V			80	
•1 <del>11</del>		other inputs		vi - 2.4 v			40	μA
hι	Low-level input current	clock inputs	V <sub>CC</sub> = MAX,	Vi = 0.4 V			-3.2	
.1			VI~0.4 V			-1.6	mA	
los	Short circuit output current§		V <sub>CC</sub> - MAX		-18		-55	mA
1ссн	Supply current, output high		VCC = MAX,	See Note 3		43		mA
ICCL	Supply current, output low	· ·	VCC = MAX,	See Note 4		65	99	mA

NOTES: 3.  ${\sf T}_{\rm CCH}$  is measured with outputs open and all inputs low.

4. ICCL is measured with outputs open and all inputs high except the set-to-nine input which is low.

<sup>†</sup> For test conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

<sup>‡</sup>All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25^{\circ}C$ .

 $\S{}$  Not more than one output should be shorted at a time.

PARAMETERS <sup>†</sup>	FROM INPUT	TO OUTPUT	TEST CONDITIONS	MIN	TYP	МАХ	UNIT
fmax		· · · · · · · · · · · · · · · · · · ·		25	32		MHz
tPLH	Enable	Enable	1		13	20	
ΦHL		Z	]		14	21	ns
<sup>t</sup> PLH	Strobe				12	18	
<sup>t</sup> PHL	On the	<u> </u>			15	23	ris.
<sup>t</sup> PLH	Clock	Y			26	39	
<sup>t</sup> ₽HL		,			20	30	ns
<b>™L</b> H	Clock	Clock Z		12	18		
<sup>t</sup> ₽HL	UNDER	2			17	26	ns
tPLH	Rate	z			9	14	
<sup>t</sup> PHL	Here	2	C <sub>L</sub> = 15 pF,		6	10	ns
<sup>t</sup> PLH	Unity/Cascade	Y	- R <sub>L</sub> = 400 Ω,		9	14	
<sup>t</sup> PHL		,	See Note 5		6	10	ns
τρι Η	Strobe	Y	1		19	30	ns
<sup>t</sup> ₽HL	<b>U</b> a use	· · ·			22	33	
<sup>t</sup> PLH	Clock	Enable	7		19	30	
<sup>t</sup> PHL	GIOCK				22	33	
ФГН	Clear	Ŷ			24	36	
tPHL	Z		15	23	nş		
ΦHL.	Set-to-9	Enable	-		18	27	ns
₩LH	Any Rate Input	Y			15	23	
<sup>t</sup> PHL					15	23	กร

## switching characteristics. VCC = 5 V. $T_{\Delta}$ = 25°C

;

....

<sup>†</sup>f<sub>max</sub> is maximum clock frequency. tpLH is propagation delay time, low-to-high-level output.

tpHL is propagation delay time, high-to-low-level output

NOTE 5: Load circuit, voltage waveforms, and input conditions for measuring switching characteristics are the same as those for the SN5497 and SN7497.



6

This application demonstrates how the decimal-rate multipliers may be cascaded for longer words. Three decades are illustrated (0.999 to 999) although longer words can be implemented by using the pattern shown. The output is decoded either from output Y with a NOR gate or from output Z with a NAND gate. Either method of decoding produces the complement of the output used.

i.



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated